

# MOS INTEGRATED CIRCUIT $\mu PD98421$

# HIGH-SPEED ADDRESS SEARCH ENGINE

## **DESCRIPTION**

The  $\mu$ PD98421 is a CAM (Content Addressable Memory) with a capacity of 64 bits  $\times$  8192 entries. Equipped with three types of search modes, this memory can search data at high speeds. One of these search modes, Longest Prefix Match mode, can mask data in entry units and output the address with the longest match in the search data. This function is effective for searching IP addresses of Layer 3.

#### **FEATURES**

- 64 bits × 8K entries
- High-speed synchronous operation. Maximum operating frequency: 33 MHz (normal mode)/50 MHz (FF mode)
- Mask register masking any bit of 64-bit search data
- Three search modes supported for high-speed searching.
  - Full Match mode: 30 ns (at 33 MHz)
  - Full Match with Mask mode: 30 nsLongest Prefix Match mode: 60 ns
- Number of entries can be expanded by connecting multiple  $\mu$ PD98421s.
- Can read/write data by high-speed synchronous operation (memory operation).
- Supply voltage: 3.3 V  $\pm$  0.15 V
- 240-pin plastic FBGA

## **ORDERING INFORMATION**


Part Number	Package
μPD98421F1-GA1	240-pin plastic FBGA (16 $\times$ 16)

Remark In this document, active-low pins are expressed as xxx\_B (\_B suffixed to a pin name).

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.


Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

# **BLOCK DIAGRAM**







# SYSTEM CONFIGURATION EXAMPLE



## PIN CONFIGURATION

• 240-pin plastic FBGA (16 × 16)





Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1 (A1)	<u>L</u>	49 (D18)	DATA23	97 (U15)	GND	145 (T6)	GND	193 (R5)	DATA38
2 (B1)	L	50 (C18)	SMD22	98 (U16)	A3	146 (T7)	GND	194 (R6)	DATA40
3 (C1)	I.C.	51 (B18)	DATA21	99 (U17)	V <sub>DD</sub>	147 (T8)	SMD36	195 (R7)	SMD38
4 (D1)	DATA63	52 (A18)	SMD20	100 (T17)	A1	148 (T9)	DATA34	196 (R8)	DATA35
5 (E1)	GND	53 (A17)	V <sub>DD</sub>	101 (R17)	HAD12	149 (T10)	DATA32	197 (R9)	GND
6 (F1)	DATA60	54 (A16)	DATA18	102 (P17)	GND	150 (T11)	WE_B	198 (R10)	SMD32
7 (G1)	SMD59	55 (A15)	DATA17	103 (N17)	HAD6	151 (T12)	MEM	199 (R11)	OE_B
8 (H1)	DATA57	56 (A14)	GND	104 (M17)	HAD3	152 (T13)	GND	200 (R12)	CE_B
9 (J1)	VDD	57 (A13)	SMD15	105 (L17)	GND	153 (T14)	A9	201 (R13)	A12
10 (K1)	SMD55	58 (A12)	SMD13	106 (K17)	ENHIT_B	154 (T15)	A6	202 (R14)	A8
11 (L1)	SMD53	59 (A11)	V <sub>DD</sub>	107 (J17)	SMD30	155 (T16)	A4	203 (R15)	A0
12 (M1)	GND	60 (A10)	SMD10	108 (H17)	DATA28	156 (R16)	HAD11	204 (P15)	GND
13 (N1)	SMD50	61 (A9)	SMD9	109 (G17)	DATA26	157 (P16)	HAD9	205 (N15)	VDD
14 (P1)	DATA48	62 (A8)	DATA7	110 (F17)	DATA25	158 (N16)	HAD7	206 (M15)	HAD4
15 (R1)	GND	63 (A7)	GND	111 (E17)	GND	159 (M16)	HAD2	207 (L15)	HIT_B
16 (T1)	DATA46	64 (A6)	SMD4	112 (D17)	GND	160 (L16)	V <sub>DD</sub>	208 (K15)	SMD31
17 (U1)	DATA45	65 (A5)	SMD3	113 (C17)	DATA20	161 (K16)	RESET_B	209 (J15)	V <sub>DD</sub>
18 (V1)	SMD44	66 (A4)	GND	114 (B17)	GND	162 (J16)	GND	210 (H15)	GND
19 (V2)	GND	67 (A3)	DATA0	115 (B16)	DATA19	163 (H16)	SMD28	211 (G15)	V <sub>DD</sub>
20 (V3)	DATA42	68 (A2)	V <sub>DD</sub>	116 (B15)	SMD18	164 (G16)	SMD26	212 (F15)	SMD24
21 (V4)	GND	69 (B2)	GND	117 (B14)	DATA16	165 (F16)	SMD25	213 (E15)	DATA22
22 (V5)	SMD40	70 (C2)	I.C.	118 (B13)	DATA15	166 (E16)	SMD23	214 (D15)	SMD19
23 (V6)	SMD39	71 (D2)	V <sub>DD</sub>	119 (B12)	GND	167 (D16)	V <sub>DD</sub>	215 (D14)	DATA14
24 (V7)	DATA37	72 (E2)	DATA62	120 (B11)	SMD12	168 (C16)	SMD21	216 (D13)	SMD16
25 (V8)	GND	73 (F2)	SMD61	121 (B10)	SMD11	169 (C15)	GND	217 (D12)	SMD14
26 (V9)	SMD34	74 (G2)	GND	122 (B9)	DATA8	170 (C14)	SMD17	218 (D11)	DATA11
27 (V10)	DATA33	75 (H2)	SMD58	123 (B8)	SMD7	171 (C13)	V <sub>DD</sub>	219 (D10)	DATA9
28 (V11)	CLK	76 (J2)	DATA56	124 (B7)	SMD5	172 (C12)	DATA13	220 (D9)	GND
29 (V12)	WAIT_B	77 (K2)	DATA54	125 (B6)	V <sub>DD</sub>	173 (C11)	GND	221 (D8)	SMD6
30 (V13)	CE	78 (L2)	DATA52	126 (B5)	SMD2	174 (C10)	DATA10	222 (D7)	GND
31 (V14)	N.C.	79 (M2)	SMD51	127 (B4)	SMD0	175 (C9)	SMD8	223 (D6)	DATA2
32 (V15)	A10	80 (N2)	DATA49	128 (B3)	L	176 (C8)	DATA6	224 (D5)	SMD1
33 (V16)	A7	81 (P2)	V <sub>DD</sub>	129 (C3)	L	177 (C7)	DATA4	225 (H5)	DATA58
34 (V17)	A5	82 (R2)	SMD46	130 (D3)	GND	178 (C6)	DATA3	226 (J5)	GND
35 (V18)	A2	83 (T2)	DATA44	131 (E3)	SMD63	179 (C5)	DATA1	227 (K5)	DATA53
36 (U18)	GND	84 (U2)	V <sub>DD</sub>	132 (F3)	DATA61	180 (C4)	GND	228 (L5)	DATA51
37 (T18)	N.C.	85 (U3)	DATA43	133 (G3)	DATA59	181 (D4)	L	229 (P8)	SMD37
38 (R18)	HAD10	86 (U4)	SMD42	134 (H3)	GND	182 (E4)	SMD60	230 (P9)	V <sub>DD</sub>
39 (P18)	HAD8	87 (U5)	SMD41	135 (J3)	SMD56	183 (F4)	SMD62	231 (P10)	GND
40 (N18)	HAD5	88 (U6)	DATA39	136 (K3)	SMD54	184 (G4)	V <sub>DD</sub>	232 (P11)	FULL
41 (M18)	HAD1	89 (U7)	V <sub>DD</sub>	137 (L3)	SMD52	185 (H4)	SMD57	233 (L14)	HAD0
42 (L18)	ERR_B	90 (U8)	DATA36	138 (M3)	DATA50	186 (J4)	DATA55	234 (K14)	DATA31
43 (K18)	GND	91 (U9)	SMD35	139 (N3)	SMD49	187 (K4)	GND	235 (J14)	DATA29
44 (J18)	DATA30	92 (U10)	SMD33	140 (P3)	DATA47	188 (L4)	V <sub>DD</sub>	236 (H14)	SMD27
45 (H18)	SMD29	93 (U11)	GND	141 (R3)	GND	189 (M4)	GND	237 (E11)	DATA12
46 (G18)	DATA27	94 (U12)	FMSK	142 (T3)	SMD45	190 (N4)	SMD48	238 (E10)	GND
47 (F18)	GND	95 (U13)	V <sub>DD</sub>	143 (T4)	V <sub>DD</sub>	191 (P4)	SMD47	239 (E9)	V <sub>DD</sub>
48 (E18)	DATA24	96 (U14)	A11	144 (T5)	DATA41	192 (R4)	SMD43	240 (E8)	DATA5

**Remarks 1.** Figures in parentheses indicate the coordinates in the pin configuration.

2. I.C.: Internal Connection
L: Fixed at low level
N.C.: No Connection

# **PIN NAMES**

A12 to A0: Address
CE, CE\_B: Chip Select
CLK: Clock
DATA63 to DATA0: Data
ENHIT\_B: Enable Hit
ERR\_B: Error

FMSK: Full Match Mask Mode
FULL: Full Match Mode

GND: Ground HAD12 to HAD0: Hit Address

HIT\_B: Hit MEM: Memory

OE\_B: Output Enable

RESET\_B: Reset

SMD63 to SMD0: Search Mask Data VDD: Supply Voltage

WAIT\_B: Wait

WE\_B: Write Enable

# **CONTENTS**

1.	PIN	FUNCTIONS		8
2.	MEN	AODY/DEGISTED CONEI	GURATION	11
۷.	2.1		SUNATION	
	2.1	•		
			/Longest Prefix Match mode	
	2.2	Register Configuration		12
		2.2.1 Search data register.		12
		2.2.2 Mask data register		12
		2.2.3 Mode register		13
3.	FUN	CTIONAL DESCRIPTION		14
	3.1			
	3.2			
		•		
		3.2.2 Full Match with Mask	mode	15
		3.2.3 Longest Prefix Match	ı mode	17
		3.2.4 Other points to be no	oted	19
4.	ELE	CTRICAL SPECIFICATIO	NS	21
5.	REC	OMMENDED SOLDERIN	G CONDITIONS	38
6	ΡΔΟ	KAGE DRAWING		30

# 1. PIN FUNCTIONS

Pin Name	Pin No.	I/O	Description
CLK	28	Input	Clock. System clock input pin. Inputs a clock of up to 33 MHz (normal mode)/50 MHz (FF mode).
WAIT_B	29	Input	Wait. Wait input pin. Asserted active at low level. If the WAIT_B signal is active at the rising edge of CLK, the $\mu$ PD98421 is placed in a wait status for the duration of 1 CLK cycle from the next rising of CLK. In wait status, all the pins retain the status immediately before the wait status was set. However, output control by CE, CE_B, and ENHIT_B is valid.
CE_B	200	Input	Chip select.  Asserted active at low level. When the CE signal and CE_B signal of a chip are asserted active at the same time, the chip is selected.  DATA, HAD, ERR_B, and SMD of the unselected chip enter a high-impedance state.
CE	30	Input	Chip select.  Asserted active at low level. When the CE signal and CE_B signal of a chip are asserted active at the same time, the chip is selected.  DATA, HAD, ERR_B, and SMD of the unselected chip enter a high-impedance state.
A12 to A0	201, 96, 32, 153, 202, 33, 154, 34, 155, 98, 35, 100, 203	Input	Address. A12 to A0 are 13-bit address signals. Signals input to A12 through A8 are ignored in the I/O access mode.
DATA63 to DATA0	4, 72, 132, 6, 133, 225, 8, 76, 186, 77, 227, 78, 228, 138, 80, 14, 140, 16, 17, 83, 85, 20, 144, 194, 88, 193, 24, 90, 196, 148, 27, 149, 234, 44, 235, 108, 46, 109, 110, 48, 49, 213, 51, 113, 115, 54, 55, 117, 118, 215, 172, 237, 218, 174, 219, 122, 62, 176, 240, 177, 178, 223, 179, 67	I/O	Data.  DATA63 to DATA0 are data bus signals that input/output 64-bit data to/from the internal memory and registers.
WE_B	150	Input	Write enable. Enables writing to DATA63 to DATA0. When the WE_B signal is active, DATA63 to DATA0 enter a high-impedance state.
OE_B	199	Input	Output enable. Enables output of data from DATA63 to DATA0.



Pin Name	Pin No.	I/O	Description
MEM	151	Input	Memory.  Specifies access right to memory/register.  When the MEM signal is high, the μPD98421 performs the same operations as an SRAM (refer to 3. FUNCTIONAL DESCRIPTION). When this signal is low, the internal registers can be accessed for input/output.  MEM Access function  1 Memory access  0 I/O access
FULL	232	Input	Full Match Mode. Sets a search mode with the MEM and FMSK signals (refer to <b>3</b> .  FUNCTIONAL DESCRIPTION).
FMSK	94	Input	Full Match with Mask mode. Sets a search mode with the MEM and FULL signals (refer to 3. FUNCTIONAL DESCRIPTION).
HAD12 to HAD0	101, 156, 38, 157, 39, 158, 103, 40, 206, 104, 159, 41, 233	Output 3 state (Internal pull-up)	Hit address.  HAD12 through HAD0 output a matched valid address if the HIT_B signal goes low and ERR_B goes high during a search operation. If ERR_B is asserted active (low level), HAD output is invalid. HAD12 is meaningless except in the Full Match mode.  These pins are internally pulled up.
HIT_B	207	Output	Hit.  Data is searched after it is written to the search data register during a search operation. HIT_B is a low-active signal that indicates that data matching the search data has been found.  0: Match data found, 1: Match data not found
ERR_B	42	Output (Open drain)	Error.  This signal goes low if two or more sets of entry data having the same mask data are found during a search operation.  Because this is an open-drain signal, pull it up.  This signal is inactive (high-impedance) during a memory operation.
ENHIT_B	106	Input	Enable hit. This signal controls output of the HAD12 to HAD0 and ERR_B signals.  ENHIT_B HAD[12:0] ERR_B  1 Hi-Z Hi-Z  0 Output enabled
SMD63 to SMD0	131, 183, 73, 182, 7, 75, 185, 135, 10, 136, 11, 137, 79, 13, 139, 190, 191, 82, 142, 18, 192, 86, 87, 22, 23, 195, 229, 147, 91, 26, 92, 198, 208, 107, 45, 163, 236, 164, 165, 212, 166, 50, 168, 52, 214, 116, 170, 216, 57, 217, 58, 120, 121, 60, 61, 175, 123, 221, 124, 64, 65, 126, 224, 127	I/O (Internal pull-up)	Search mask data. The SMD63 to SMD0 signals are used for temporary I/O with other $\mu$ PD98421s in the Longest Prefix Match mode. Connect each of these pins to the corresponding pin of the other $\mu$ PD98421s.

Pin Name	Pin No.	I/O	Description
RESET_B	161	Input	Reset.  When this signal is set to low, the chip is initialized. Only the internal sequencer and mode register are initialized; the memory area is not cleared.  Be sure to create an external circuit in which RESET_B becomes low level after power application. In addition, input at least 2 CLK or more NOP commands continuously after releasing reset.
VDD	9, 53, 59, 68, 71, 81, 84, 89, 95, 99, 125, 143, 160, 167, 171, 184, 188, 205, 209, 211, 230, 239	_	3.3 V power supply
GND	5, 12, 15, 19, 21, 25, 36, 43, 47, 56, 63, 66, 69, 74, 93, 97, 102, 105, 111, 112, 114, 119, 130, 134, 141, 145, 146, 152, 162, 169, 173, 180, 187, 189, 197, 204, 210, 220, 222, 226, 231, 238	-	Ground
N.C.	31, 37	-	No connection. Leave open.
I.C.	3, 70	_	Internally connected. Leave open.
L	1, 2, 128, 129, 181	_	Always fix these pins at low level.



## 2. MEMORY/REGISTER CONFIGURATION

# 2.1 Memory Configuration

The  $\mu$ PD98421 has a memory area of 64 bits  $\times$  8192 entries. Two types of memory configurations can be selected in accordance with the search mode. For this selection, no special setting of the chip is necessary. The  $\mu$ PD98421 can also be used as a synchronous SRAM.

#### 2.1.1 Full Match mode

64 bits × 8192 entries: Entry data

In the Full Match mode, all the 8192 entries are used as a data area.

Table 2-1. Memory Mapping in Full Match Mode

Address	Contents
0000h	Entry data
0001h	Entry data
:	:
0FFFh	Entry data
1000h	Entry data
:	:
1FFEh	Entry data
1FFFh	Entry data

## 2.1.2 Full Match with Mask/Longest Prefix Match mode

64 bits  $\times$  4096 entries: Entry data 64 bits  $\times$  4096 entries: Entry mask data

In the Full Match with Mask and Longest Prefix Match modes, 4096 entries at addresses 0000h to 0FFFh are used as a data area, and addresses 1000h to 1FFFh are used as a mask data area.

The mask data at 1000h to 1FFFh mask each of the corresponding entry data as shown in Table 2-2. If a bit of the mask data is 0, the corresponding bit of the entry data is ignored during the search.

The mask data must be successively masked, starting from the LSB, in the Longest Prefix Match mode.

**Example** FFFF0000  $\rightarrow$  Correct, FF00F000  $\rightarrow$  Incorrect

650EJ5V0DS 11

 Address
 Contents

 0000h
 Entry data

 0001h
 Entry data

 :
 :

 0FFFh
 Entry data

 1000h
 Mask data of 0000h

 :
 :

 1FFEh
 Mask data of 0FFEh

1FFFh

Table 2-2. Memory Mapping in Full Match with Mask/Longest Prefix Match Modes

#### 2.2 Register Configuration

The  $\mu$ PD98421 allocates the internal registers to 256 words of I/O addresses. Each register is 64 bits long. Address signal lines A0 through A7 are used to specify an I/O address to access a register. A8 through A12 are not used. When a register is accessed, the MEM signal line is made low. To write data to the register, the WE\_B pin is asserted active; to read data from the register, the OE\_B pin is asserted active. Data can be written to a register in 1 clock cycle in both the normal and FF modes (except a search operation by writing data to the search data register).

Mask data of 0FFFh

When a register is read in the normal mode, the read data is output 1 clock cycle after the I/O address has been input. In the FF mode, the read data is output 2 clock cycles after address input. For the details of the normal and FF modes, refer to **2.2.3 Mode register**.

I/O Address	Register
00h	Search data register
01h	Mask data register
02h	Mode register
03h	Reserved (do not access this register.)
04h	NOP register
05 to FFh	Reserved (do not access this register.)

Table 2-3. Internal Registers

## 2.2.1 Search data register

The search data is stored in this register. When 64-bit search data is written to the search data register, the  $\mu$ PD98421 starts a search operation.

The search data register is not initialized even when the chip is reset.

#### 2.2.2 Mask data register

The mask data register stores a value to mask the search data stored in the search data register. Store a value value in this register before a value is written to the search data register.

If a bit of the mask data register is 0, the corresponding bit of the search data register is masked and ignored. The masking specified by this register is valid for all entries in all the search modes.

The mask data register is not initialized even when the chip is reset. When the bit width of all entries is less than 64 bits, it is recommended to mask unused bits using this function (to reduce the current consumption of the chip). However, do not mask bit 63.



## 2.2.3 Mode register

The mode register selects the search timing mode (normal/FF mode) of the  $\mu$ PD98421 and controls the operations of the  $\mu$ PD98421 without using the FULL, FMSK, and WAIT\_B signal lines. This register is initialized to 0 after the chip has been reset.

63	6	5	4	3	2	1	0	
reserved		ff	full	fmsk	wait_b2	wait_b1	enbl	

enbl Validates or invalidates the full, fmsk, wait\_b2, and wait\_b1 bits of the mode register.

- 0: Invalidates full, fmsk, wait\_b2, and wait\_b1 bits, and validates the FULL, FMSK, and WAIT\_B signal lines.
- 1: Validates full, fmsk, wait\_b2, and wait\_b1 bits, and invalidates the FULL, FMSK, and WAIT\_B signal lines.

wait\_b1 Specifies whether a wait cycle is inserted after the first clock.

- 0: Inserts 1 wait cycle after a search operation. In the Longest Prefix Match mode, one wait cycle is inserted between the first search clock and second search clock.
- 1: No operation

wait\_b2 Specifies whether a wait cycle is inserted after the second clock.

- 0: Inserts one wait cycle after the second search clock in the Longest Prefix Match mode.
- 1: No operation

full, fmsk Selects a search mode ([full, fmsk] = [xx]).

00: Longest Prefix Match mode

01: Reserved

10: Full Match mode

11: Full Match with Mask mode

Selects a search timing mode (normal or FF mode).

0: Normal mode.

The hit address is output one clock after data has been input in the Full Match or Full Match with Mask mode at up to 33 MHz. In the Longest Prefix Match mode, the hit address is output two clocks after data has been input.

1: FF mode

The hit address is output two clocks after data has been input in the Full Match or Full Match with Mask mode at up to 50 MHz. In the Longest Prefix Match mode, the hit address is output four clocks after data has been input.

reserved Reserved

bit 64 to bit 6 Do not access these bits.

**Remark** Do not execute another operation immediately after write access to the mode register or mask data register. Be sure to perform NOP (write the NOP register) for the duration of at least 1 clock before executing the another operation.

## 2.2.4 NOP register

ff

When data is written to the NOP register, the  $\mu$ PD98421 is in a no-operation status, in which it performs nothing. Keep the  $\mu$ PD98421 in this status when no operations such as search memory access are being performed. An undefined value is read from the NOP register if it is read.

## 3. FUNCTIONAL DESCRIPTION

The  $\mu$ PD98421 can select an operation mode for memory operation and search operation by using combinations of the MEM, FULL, and FMSK signals, or combinations of the full and fmsk bits.

MEM **FULL FMSK Function** 1 Memory operation 1 0 Full Match mode Full Match with Mask mode 0 1 1 Longest Prefix Match mode 0 0 0 1 None (setting prohibited)

**Table 3-1. Operation Modes** 

# 3.1 Memory Operation

The  $\mu$ PD98421 can read or write 64-bit data from or to an internal memory cell during operation, like a synchronous SRAM.

During memory operation, the MEM pin is set to high. When data is written, the WE\_B signal is asserted active; when data is read, the OE\_B signal is asserted active.

Data can be written within 1 clock in both the normal and FF modes. When data is read, the read data is output 1 clock after address input in the normal mode. In the FF mode, the read data is output 2 clocks after address input. Note, however, that outputting the read data can be delayed by inserting a WAIT cycle.

#### 3.2 Search Operation

A search operation is started when a search mode is set and the search data is written to the search data register. A search mode can be set by setting the MEM, FULL, and FMSK signal lines in the search mode (refer to **Table 3-1**) or by using the mode register (refer to **2.2.3 Mode register**).

#### 3.2.1 Full Match mode

In the Full Match mode, data that completely matches is searched. In this mode, entry data of 8K entries and one mask register can be used.

To search data in the Full Match mode, set the signal lines as shown in Table 3-1 (or set the mode register), and write the search data to the search data register.

The value of the search data register is masked by the value of the mask data register and compared with the 64-bit value of 8K words of memory cells. The bit of the search data register corresponding to a bit of the mask data register that is set to 0 is not used for comparison.

One clock after the search data has been written to the search data register in the normal mode (in the FF mode, two clocks after), the HIT\_B signal is asserted active. The address of the match data is output to HAD12 to HAD0 if ENHIT\_B is set to 0. If two or more match data items are found during the search operation, ERR\_B goes low, and the output to HAD12 to HAD0 is invalid.

The timing to output the hit address can be delayed by inserting WAIT\_B. When the ENHIT\_B signal is set to 1, ERR\_B and HAD12 to HAD0 enter a high-impedance state.

**Example** To search the data in Table 3-2 from the data shown in Table 3-3 in the Full Match mode (for the sake of convenience, 64-bit values are indicated in hexadecimal form in units of 8 bits).

Because bits 40 to 47 and 8 to 15 of the mask data register in Table 3-2 are 0, the data of the corresponding bits of the search register (44 and 77) is not compared when the data of memory cells is compared.

Bits 40 to 47 (ABh) and 8 to 15 (78h) of the data stored in 0003h are different from the values of the search data register, but this is ignored depending on the mask data register setting. All the other bits match the values of the search data register. This data is match data, and address 0003h is the match address.

Table 3-2. Example of Search Data

Search Data Register	Mask Data Register
11.22.33.44.55.66.77.88	FF.FF.00.FF.FF.FF.00.FF

Table 3-3. Example of Data

Address	Data
0000h	FF.FF.FF.FF.FF.FF.
0001h	11.11.22.33.44.55.66.77
0002h	11.22.33.44.55.66.77.99
0003h	11.22.AB.44.55.66.77.88
:	:

## 3.2.2 Full Match with Mask mode

In the Full Match with Mask mode, data can be masked in entry units, and the data that completely matches is searched. In this mode, 4K entry data can be used, and the mask register is valid.

To use the Full Match with Mask mode, set the signal line as shown in Table 3-1 (or set the mode register), and write the search data to the search data register.

Write the mask data that masks the search data to the mask data register. This must be completed before the search data is written to the search data register.

Each bit of the search data register is compared or ignored, depending on the value of the bit of the mask data register at the same bit position.

A bit of the mask data register that is set to 1 is compared with the corresponding bit of the search data register; a bit of the mask register that is reset to 0 is not compared with the corresponding bit of the search data register but ignored.

The search data is compared with a 64-bit value of 4K words of memory cells.

The data of memory cells at addresses 0000h to 0FFFh are masked by the data of memory cells at 1000h to 1FFFh.

If a match data is found, one clock after the search data was written to the search data register in the normal mode (two clocks after in the FF mode), the HIT signal is asserted active. The address of the match data is output to HAD12 to HAD0 if ENHIT\_B is set to 0.

The timing to output the hit address can be delayed by inserting WAIT\_B.

# **Example** To search data in Table 3-4 from data in Table 3-5

The value of the search data register is ignored when bits 24 to 31 and 8 to 15 are searched from the value of the mask data register.

Data of 0000h is masked by the mask of 1000h and is not compared when bits 48 to 63 are searched. In this way, the data of 0001h is the match data because of the relationship between each data and mask. The match address is 0001h.

The value of 1003h is exactly the same as the value of the search data register, but it is not used as the match data because this area is used as the mask data area in the Full Match with Mask mode.

Table 3-4. Example of Search Data

Search Data Register	Mask Data Register
11.22.33.44.55.66.77.88	FF.FF.FF.FF.00.FF.00.FF

Table 3-5. Example of Data

Address	Data	Address	Mask
0000h	11.22.33.44.55.66.77.BB	1000h	00.00.FF.FF.FF.FF.FF.
0001h	11.22.AA.44.55.66.77.88	1001h	FF.FF.00.FF.FF.FF.FF
0002h	CC.22.33.44.55.66.77.88	1002h	FF.FF.FF.FF.FF.00.00
0003h	99.AA.BB.CC.DD.EE.FF.00	1003h	11.22.33.44.55.66.77.88
:	:	:	:

#### 3.2.3 Longest Prefix Match mode

The Longest Prefix Match mode can search the data with the longest match in the search data, by means of masking in entry units. The 4K-word area of addresses 0000h to 0FFFh is used as an entry data area, and 1000h to 1FFFh are used as a mask data area corresponding to the entry data. In the Longest Prefix Match mode, contiguous bits, starting from the least significant bit, must be masked as the mask data (refer to 2.1.2 Full Match with Mask/Longest Prefix Match mode). The mask data register is valid, and the masking set by this register is valid for all the entries. The contiguous bits of the mask data register must be also masked, starting from the least significant bit. To connect two or more  $\mu$ PD98421 chips, the values of the mask data registers of all the chips must be the same.

Searching in the Longest Prefix Match mode is started by setting the signal lines as shown in Table 3-1 (or setting the mode register) and writing the search data to the search data register. Two clocks after the search has been started in the normal mode (four clocks after in the FF mode), the HIT\_B pin is asserted active. The address of the match data is output to the HAD12 to HAD0 pins if ENHIT\_B is set to 0.

The timing to output the hit address can be delayed by inserting WAIT\_B.

If two or more match data are found during the search operation, the ERR\_B pin goes low, and the output to the HAD12 to HAD0 pins is invalid. If no match data is found, both the HIT\_B and ERR\_B pins go high.

The mask data that masks search data is written to the mask data register. This must be completed before the search data is written to the search data register.

The search data is compared with a 64-bit value of 4K words of memory cells.

The data of the memory cells at addresses 0000h to 0FFFh is masked by the data of memory cells at addresses 1000h to 1FFFh.

Unlike the other two modes, the data of a memory cell having a bit string with the longest successive match in the search data, starting from the MSB, is the match data.

## Example 1 To search with only one chip

The data shown in Table 3-6 is searched from the data of the memory cells shown in Table 3-7.

The value of the mask data register is masked after a value has been written to the search data register. Because all the bits of the mask data are 1, all the bits of the search data register are compared when searched.

The data stored to each memory cell is compared in the same manner as in the Full Match with Mask mode.

Of the matching data, that which has the longest number of bits that match is the final match data. In this example, it is the data of 0001h.

Table 3-6. Example of Search Data

Search Data Register	Mask Data Register
11.22.33.44.55.66.77.88	FF.FF.FF.FF.FF.FF

Table 3-7. Example of Data

Address	Data	Address	Mask
0000h	11.22.33.44.00.00.00.00	1000h	FF.FF.FF.00.00.00
0001h	11.22.33.44.55.66.77.00	1001h	FF.FF.FF.FF.FF.FF.00
0002h	11.22.33.44.55.00.00.00	1002h	FF.FF.FF.FF.00.00.00
0003h	11.22.33.44.55.66.77.AA	1003h	FF.FF.FF.FF.FF.00.00
:	:	:	:

Even when two or more  $\mu$ PD98421 chips are connected, the data with the longest match in the search data can be searched from all the  $\mu$ PD98421s. This can be done by connecting the SMD63 to SMD0 pins of all the chips.

When two or more chips are connected, make sure that the values of the mask data registers of all the chips are the same.

# Example 2 To search with two or more chips

Data in Table 3-8 is searched from the data of the memory cells shown in Tables 3-9 to 3-11. These tables show different  $\mu$ PD98421 chips.

When searching is started, 0001h of chip 1, 0002h of chip 2, and 0001h of chip 3 match as the match addresses. In this case, 0002h of chip 2 in Table 3-10 has the shortest mask bit. Therefore, the data of 0002h of chip 2 is the match data. At this time, only the HIT\_B pin of chip 2 goes low; the HIT\_B pins of chips 1 and 3 go high.

Table 3-8. Search Data

Search Data Register	Mask Data Register
6E.13.01.22.5F.C2.77.E8	FF.FF.FF.FF.FF.FF

Table 3-9. Memory Cells of Chip 1

Address	Data	Address	Mask
0000h	11.22.33.44.55.00.00.00	1000h	FF.FF.FF.FF.00.00.00
0001h	6E.13.01.22.5F.C2.77.00	1001h	FF.FF.FF.FF.FF.00.00
0002h	6E.13.01.22.00.00.00	1002h	FF.FF.FF.00.00.00
0003h	6F.FF.FF.FF.00.00.00	1003h	FF.FF.FF.FF.00.00.00
:	:	:	:

Table 3-10. Memory Cells of Chip 2

Address	Data	Address	Mask
0000h	11.22.33.44.00.00.00	1000h	FF.FF.FF.00.00.00
0001h	6E.13.01.22.5F.C2.00.00	1001h	FF.FF.FF.FF.FF.00.00
0002h	6E.13.01.22.5F.C2.77.00	1002h	FF.FF.FF.FF.FF.FF.00
0003h	6D.FF.FE.EF.FF.FF.00.00	1003h	FF.FF.FF.FF.FF.00.00
:	:	:	:

Table 3-11. Memory Cells of Chip 3

Address	Data	Address	Mask
0000h	6E.13.01.22.5F.C2.AA.00	1000h	FF.FF.FF.FF.FF.FF.00
0001h	6E.13.01.22.5F.C2.00.00	1001h	FF.FF.FF.FF.FF.00.00
0002h	6E.13.01.22.5F.BF.00.00	1002h	FF.FF.FF.FF.FF.00.00
0003h	6E.13.01.22.61.01.00.00	1003h	FF.FF.FF.FF.FF.00.00
:	:	:	:

#### 3.2.4 Other points to be noted

• Do not change the mode by using the MEM, FULL, and FMSK pins in a mode that operates with two or more clock cycles. Similarly, do not change A12 to A0.

Remark Modes that operate with two or more clock cycles

In normal mode: Longest Prefix Match mode

In FF mode: Memory/register read, Full Match mode, Full Match with Mask mode, and Longest

Prefix Match mode

- Write to the NOP register for one or more clocks when changing the operation and the search mode.
- Create an external circuit in which RESET\_B becomes low after power application.
- After releasing reset, input at least 2 CLK or more NOP commands continuously.
- When a search operation is stopped temporarily using CE (CE\_B) during a continuous search operation, almost the same power is consumed as during a search operation. In this case, shift into no-operation mode by writing to the NOP register or inserting a wait.
- When performing a continuous search operation in the normal mode, make the total search frequency 66% or below.


19

Cautions when connecting multiple μPD98421s


The output load capacitance in the AC characteristics described later is 50 pF, so if the load capacitance exceeds 50 pF through the connection of multiple devices, the delay amount shown in the figure below must be added as an output delay.

Reference this delay value when designing external circuits. The delay value in the figure is only that of the output buffer. Note also that the level at which output of the delay value is determined is  $V_{IH}$  (2.0 V) for the rising delay and  $V_{IL}$  (0.8 V) for the falling delay.

## Output Buffer Load Dependence (typ.) @ Rising Delay



Output Buffer Load Dependence (typ.) @ Falling Delay





# 4. ELECTRICAL SPECIFICATIONS

All the rated values below are when the  $\mu$ PD98421 is cooled at a wind velocity of 2 m/s.

# **Absolute Maximum Ratings**

Parameter	Symbol	Conditions	Rating	Unit
Supply voltage	V <sub>DD</sub>		-0.5 to +4.6	V
Input voltage	Vı		-0.5 to +V <sub>DD</sub> + 0.5	
I/O voltage	Vio		-0.5 to +V <sub>DD</sub> + 0.5	
Operating ambient temperature	Та		0 to 70	°C
Storage temperature	T <sub>stg</sub>		-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

# **Recommended Operating Conditions**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage	V <sub>DD</sub>		3.15	3.3	3.45	V
Input voltage, high	V <sub>IH1</sub>	Other than CLK, RESET_B	2.0		V <sub>DD</sub>	V
	V <sub>IH2</sub>	CLK, RESET_B	2.4		V <sub>DD</sub>	٧
Input voltage, low	VIL1	Other than CLK, RESET_B	0		0.8	٧
	VIL2	CLK, RESET_B	0		0.4	٧
Operating ambient temperature	Та	Cooled at a wind velocity of 2 m/s or more	0		70	°C

# DC Characteristics (TA = 0 to $+70^{\circ}$ C, VDD = 3.3 V $\pm 0.15$ V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output voltage, high	Vон	Iон = -4.0 mA	2.4			V
Output voltage, low	Vol	lo <sub>L</sub> = 8.0 mA			0.4	V
Operating current	Note I <sub>DD</sub>	fclk = 33 MHz (normal mode)			1150	mA
		fclk = 50 MHz (FF mode)			1150	mA
Input leakage current	lu	V <sub>I</sub> = 0 V to V <sub>DD</sub>			±10	μΑ
Output leakage current	Іго	V <sub>IO</sub> = 0 V to V <sub>DD</sub> Output: not selected			±10	μΑ
Pull-up resistance (HAD and SMD pins)	Reu	V1 = 0 V	25	50	150	kΩ

**Note** When performing a continuous search operation in the normal mode, make the total search frequency 66% or below.



# Capacitance


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	Cin	V <sub>IN</sub> = 0 V, f = 1 MHz			10	pF
Output capacitance	Соит	V <sub>IN</sub> = 0 V, f = 1 MHz			10	pF
I/O capacitance	C <sub>I/O</sub>	V <sub>IN</sub> = 0 V, f = 1 MHz			10	pF

# AC Characteristics (T<sub>A</sub> = 0 to $70^{\circ}$ C, V<sub>DD</sub> = 3.3 V $\pm 0.15$ V)

All the values below are at an output load capacitance of 50 pF.

# **CLK** input

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
CLK cycle time	tcyclk	Normal mode	30		125	ns
		FF mode	20		125	ns
CLK high-level width	tolkh	Normal mode	13			ns
		FF mode	9			ns
CLK low-level width	tclkl	Normal mode	13			ns
		FF mode	9			ns
CLK rise time	tclkr				3	ns
CLK fall time	tclkf				3	ns



# **RESET input**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
RESET_B low-level width	twrstl		tcyclk × 2			ns



# **CE and CE\_B operations**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$CE \uparrow \rightarrow DATA$ valid time	<b>t</b> DCEDATA				10	ns
$CE\_B \downarrow \rightarrow DATA$ valid time						
$CE \uparrow \rightarrow HAD$ valid time	<b>t</b> DCEHAD				10	ns
$CE\_B \downarrow \rightarrow HAD$ valid time						
$CE \uparrow \rightarrow ERR\_B$ valid time	tdceerr				10	ns
$CE\_B \downarrow \rightarrow ERR\_B$ valid time						
$CE \uparrow \rightarrow SMD$ valid time	tdcesmd				10	ns
$CE\_B \downarrow \rightarrow SMD$ valid time						
$CE \downarrow \rightarrow DATA$ float time	<b>t</b> FCEDATA				10	ns
$CE_B \uparrow \rightarrow DATA$ float time						
$CE \downarrow \rightarrow HAD$ float time	<b>t</b> FCEHAD				10	ns
$CE_B \uparrow \rightarrow HAD$ float time						
$CE \downarrow \rightarrow ERR\_B$ float time	trceerr				10	ns
$CE\_B \uparrow \rightarrow ERR\_B$ float time						
$CE \downarrow \rightarrow SMD$ float time	<b>t</b> FCESMD				10	ns
$CE_B \uparrow \rightarrow SMD$ float time						

23



# Search/memory operations (1/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Address setup time	<b>t</b> sa		4			ns
Address hold time	tна		4			ns
Data setup time	<b>t</b> SDATA		4			ns
Data hold time	<b>t</b> HDATA		4			ns
CE, CE_B setup time	tsce		4			ns
CE, CE_B hold time	thce		3			ns
MEM setup time	tsмем		3			ns
MEM hold time	tнмем		3			ns
WE_B setup time	tswe		3			ns
WE_B hold time	towe		3			ns
WAIT_B setup time	tswait		3			ns
WAIT_B hold time	thwait		3			ns
FULL, FMSK setup time	tsmode		4			ns
FULL, FMSK hold time	thmode		3			ns
Delay time from CLK ↑ to DATA	<b>t</b> ddata	Normal mode			26	ns
		FF mode			10	ns
$CLK  \! \uparrow  \!  o  DATA$ invalid time	tddatax	Normal mode	4			ns
WE_B $\uparrow$ $\rightarrow$ DATA valid time	towedata				10	ns
WE_B $\downarrow$ $\rightarrow$ DATA float time	<b>t</b> FWEDATA				10	ns
$OE_B \downarrow \rightarrow DATA$ valid time	<b>t</b> DOEDATA				10	ns
OE_B ↑ → DATA float time	<b>t</b> FOEDATA				10	ns
ENHIT_B $\downarrow \rightarrow$ HAD valid time	<b>t</b> DEHHAD				10	ns
ENHIT_B ↑ → HAD float time	<b>t</b> FEHHAD				10	ns
ENHIT_B $\downarrow \rightarrow$ ERR_B valid time	tdeherr				10	ns
ENHIT_B $\uparrow \rightarrow$ ERR_B float time	<b>t</b> FEHERR				10	ns
$CLK  \! \uparrow  \! \to \! HAD  valid \; time$	<b>t</b> DHAD	Normal mode			26	ns
		FF mode			10	ns
$CLK  \! \uparrow  \to HAD$ float time	<b>t</b> FHAD	Normal mode			26	ns
		FF mode			10	ns
$CLK  \! \uparrow  \to HAD$ invalid time	tdhadx		5			ns
CLK $\uparrow \rightarrow$ HIT_B delay time	tohit	Normal mode			26	ns
		FF mode			10	ns
$CLK \uparrow \to HIT\_B$ invalid time	tонітх		5			ns
$CLK  \! \uparrow \to ERR_B valid time$	tDERR	Normal mode			26	ns
		FF mode			10	ns
$CLK  \! \uparrow  \! \to \! ERR\_B$ float time	<b>t</b> FERR	Normal mode			26	ns
		FF mode			10	ns
$CLK \uparrow \rightarrow ERR\_B$ invalid time	<b>t</b> DERRX		5			ns
SMD setup time	tssmd		2			ns




# Search/memory operations (2/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SMD hold time	thsmd		3			ns
$CLK \uparrow \to SMD$ low-level valid time	Note tosmol1	Normal mode			26	ns
		FF mode			10	ns
$CLK \downarrow \to SMD$ low-level valid time	t <sub>DSMDL2</sub> Note	Normal mode			12	ns
$CLK \downarrow   o  SMD$ high-level valid time	tosmoh1	Normal mode	2		13	ns
$CLK \uparrow \to SMD$ high-level valid time	tDSMDH2	FF mode	2		10	ns
CLK $\uparrow \rightarrow$ SMD float time	<b>t</b> FSMD		2		10	ns


Note The SMD low-level valid time satisfies either the tDSMDL1 or tDSMDL2 value.

# (1) Memory access (normal mode)




Remark CE is the inversion of CE\_B.

# (2) Memory access (FF mode)




**Remark** CE is the inversion of CE\_B.

# (3) I/O access (normal mode)




Remark CE is the inversion of CE\_B.

# (4) I/O access (FF mode)




Remark CE is the inversion of CE\_B.

# (5) Full Match search (normal mode)




**Remark** CE is the inversion of CE\_B.

# (6) Full Match search with Mask (normal mode)




**Remark** CE is the inversion of CE\_B.

# (7) Longest Prefix Match search (normal mode)




**Remark** CE is the inversion of CE\_B.

# (8) Full Match search (FF mode)




**Remark** CE is the inversion of CE\_B.

# (9) Full Match search with Mask (FF mode)




**Remark** CE is the inversion of CE\_B.

# (10) Longest Prefix Match search (FF mode)




Remark CE is the inversion of CE\_B.

# (11) Full Match search (normal mode, insertion wait)




**Remark** CE is the inversion of CE\_B.

# (12) Longest Prefix Match search (normal mode, insertion wait)



Remark CE is the inversion of CE\_B.

# (13) Search → Memory access → Search (normal mode)



Remark CE is the inversion of CE\_B.

# 5. RECOMMENDED SOLDERING CONDITIONS

The  $\mu$ PD98421 should be soldered and mounted under the following recommended conditions. For details of the recommended soldering conditions, refer to the document **Semiconductor Device Mounting Technology Manual** (C10535E).

For soldering methods and conditions other than those recommended below, contact your NEC sales representative.

# Surface-mount type


## • $\mu$ PD98421F1-GA1: 240-pin plastic FBGA (16 × 16)


Soldering Method	Soldering Conditions	Recommended Condition Symbol	
Infrared reflow	Package peak temperature: 230°C, Time: 30 seconds max. (at 210°C or higher), Count: Two times or less, Exposure limit: 3 days (after that, prebake at 125°C for 10 hours)	IR30-103-2	


Note After opening a dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

# 6. PACKAGE DRAWING

# 240-PIN PLASTIC FBGA (16x16)







ITEM	MILLIMETERS
D	16.00±0.10
D1	15.4
E	16.00±0.10
E1	15.4
w	0.20
е	0.80
Α	1.31±0.15
<b>A</b> 1	0.35±0.10
<b>A</b> 2	0.96
b	$0.50^{+0.05}_{-0.10}$
х	0.08
У	0.10
<b>y</b> 1	0.20
SD	0.40
SE	0.40
ZD	1.2
ZE	1.2
	P240F1-80-GA1

[MEMO]

[MEMO]

[MEMO]

#### NOTES FOR CMOS DEVICES -

# (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

# ② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

# ③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Data Sheet S13650EJ5V0DS

43

- The information in this document is current as of January, 2002. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of
  third parties by or arising from the use of NEC semiconductor products listed in this document or any other
  liability arising from the use of such products. No license, express, implied or otherwise, is granted under any
  patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
  agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
  risks of damage to property or injury (including death) to persons arising from defects in NEC
  semiconductor products, customers must incorporate sufficient safety measures in their design, such as
  redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
  - "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
  - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
  - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
  - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).