

MOS INTEGRATED CIRCUIT $\mu PD78P356$

16 BIT SINGLE-CHIP MICROCOMPUTER

The μ PD78P356 is produced by replacing the internal mask ROM of the μ PD78356 with a one-time PROM or EPROM. One-time PROM products, in which data can be written once are effective for manufacture of small quantities of multiple products and early stage start-up of application. EPROM products, to which programs can be re-written after previously written programs have been erased, are suited for system evaluation.

The following user's manuals completely describe the functions of the μ PD78P356. Be sure to read them before designing an application system.

 μ PD78356 User's Manual, Hardware : IEU-1361 μ PD78356 User's Manual, Instruction : IEU-1395

FEATURES

- Compatible with the μ PD78356
 - Can be replaced with the μPD78356 containing mask ROM on a full-production basis.
- · Internal PROM: 48K bytes
 - · Data can be written once (one-time PROM product without an erasure window)
 - Written data can be erased by exposure to ultraviolet light and re-written electrically (EPROM product with an
 erasure window)
- Contained ECC circuit
 - The circuit ensures that highly reliable data is stored in the internal PROM.
- PROM programming: Same as for the μPD27C1001A
- QTOPTM microcomputer

Remark The QTOP microcomputer is a single-chip microcomputer with a built-in one-time PROM that is totally supported by NEC. The support includes writing application programs, marking, screening, and verification.

ORDERING INFORMATION

Part number	Package	Internal ROM
μPD78P356GC-7EA	100-pin plastic QFP (14 × 14 mm)	One-time PROM
μ PD78P356GD-5BB	120-pin plastic QFP (28 × 28 mm)	One-time PROM
μ PD78P356KP-SNote	120-pin ceramic WQFN	EPROM

Note Under development

In this manual, the description of the PROM is for both a one-time PROM and EPROM.


The information in this document is subject to change without notice.

Document No. U10325EJ1V0DS00 (1st edition)

(Previous No. IP-3146)

PIN CONFIGURATION (TOP VIEW)


- (1) Normal operation mode (MODE0 = L, MODE1 = L)
 - 100-pin plastic QFP (14 \times 14 mm) μ PD78P356GC-7EA



Caution Connect the MODE0 and MODE1 pins directly to the Vss pins.

Remark Pin compatible with the μ PD78356GC

- 120-pin plastic QFP (28 \times 28 mm) μ PD78P356GD-5BB
- 120-pin ceramic WQFN μPD78P356KP-S




Caution Connect the MODE0 and MODE1 pins directly to the Vss pins.

Remark Pin compatible with the μ PD78356GD

P00-P07	Port 0 SI00, SI10	:) Carial input
P10-P17	Port 1 SI11	Serial input
P20-P27	Port 2 SO00, SO10	Carried autour
P30-P37	Port 3 SO11	Serial output
P40-P47	Port 4 SB0, SB1	: Serial bus
P50-P57	Port 5 SCK00, SCK1	$\overline{0}$: Soviet stock
P70-P77	Port 7 SCK11	: Serial clock
P80-P87	Port 8 PWM0, PWM1	: Pulse width modulation output
P90-P93	Port 9 WDTO	: Watchdog timer output
P100-P107	Port 10 MODE0, MOD	E1: Mode
RTP0-RTP7	Real-time port AD0-AD15	: Address/data bus
NMI	Nonmaskable interrupt ASTB	: Address strobe
INTP0-INTP4	Interrupt from peripherals RD	: Read strobe
TO00-TO05	LWR	: Low-address write strobe
TO10, TO11	Timer output HWR	: High-address write strobe
TO20, TO21	WAIT	: Wait
TCLR0-TCLR2	Timer clear input	: Clock output
TCLRUD	RESET	: Reset
TIO, TI1	Timer input X1,X2	: Crystal
TIUD	Count pulse input AVDD	: Analog VDD
TCUD	Control pulse input AVss	: Analog Vss
ANIO-ANI7	Analog input AVREF1-AVREF3	: Analog reference voltage
ADTRG0-ADTRG	A/D trigger input VDD	: Power supply
ANO0, ANO1	Analog output Vss	: Ground
TxD	Transmit data NC	: No connection
RxD	Receive data	

- (2) PROM programming mode (MODE0/VPP = +5 V, MODE1 = G, P21 = G, RESET = G)
 - 100-pin plastic QFP (14 \times 14 mm) μ PD78P356GC-7EA




Caution Symbols in parentheses denote how the pins not used in the PROM programming mode should be treated.

L : Connect these pins to the Vss pins through separate resistors.

G: Connect these pins to the Vss pins.

Open: Do not connect these pins to anything.

- 120-pin plastic QFP (28 \times 28 mm) μ PD78P356GD-5BB
- 120-pin ceramic WQFN μPD78P356KP-S



Caution Symbols in parentheses denote how the pins not used in the PROM programming mode should be treated.

L : Connect these pins to the Vss pins through separate resistors.


: Connect these pins to the Vss pins.

Open: Do not connect these pins to anything.

 OE
 : Output enable
 VDD
 : Power supply

 PGM
 : Programming mode
 Vss
 : Ground

VPP : Programming power supply



Note Pins used in the PROM programming mode

CONTENTS

	1.	PIN FUNCTIONS	9
		1.1 NORMAL OPERATION MODE (MODE0 = L, MODE1 = L)	9
		1.2 PROM PROGRAMMING MODE (MODE0/VPP = H, MODE1 = L, P21 = L, RESET = L)	13
		1.3 INPUT/OUTPUT CIRCUIT TYPE FOR EACH PIN AND HANDLING OF UNUSED PINS	14
	2.	DIFFERENCES BETWEEN THE μ PD78P356 AND μ PD78356	17
	3.	PROM PROGRAMMING	18
		3.1 OPERATION MODE	19
		3.2 PROCEDURE FOR WRITING ON PROM (PAGE PROGRAM MODE)	20
		3.3 PROCEDURE FOR WRITING ON PROM (BYTE PROGRAM MODE)	22
		3.4 PROCEDURE FOR READING FROM PROM	25
	4.	ERASURE CHARACTERISTICS (µPD78P356KP-S ONLY)	26
	5.	PROTECTIVE FILM COVERING THE ERASURE WINDOW (μ PD78P356KP-S ONLY)	26
	6.	SCREENING ONE-TIME PROM PRODUCTS	26
*	7.	ELECTRICAL CHARACTERISTICS	27
*	8.	CHARACTERISTIC CURVES (FOR REFERENCE)	49
	9.	PACKAGE DRAWINGS	52
*	10.	RECOMMENDED SOLDERING CONDITIONS	55
	ΑP	PENDIX A TOOLS	57
		A.1 DEVELOPMENT TOOLS	57
		A.2 EMBEDDED SOFTWARE	64
*	AP	PENDIX B DRAWINGS OF THE CONVERSION ADAPTER	66
	ΑP	PENDIX C DRAWINGS OF THE CONVERSION SOCKET AND	
		RECOMMENDED PATTERN ON BOARDS	68



1. PIN FUNCTIONS

1.1 NORMAL OPERATION MODE (MODE0 = L, MODE1 = L)

(1) Port pins (1/2)

Pin	I/O	Function	Dual-function pin
P00	1/0	Port 0.	RTP0/ADTRG0
P01]	8-bit I/O port.	RTP1/ADTRG1
P02	1	Can be specified as input or output bit by bit.	RTP2/ADTRG2
P03	1		RTP3/ADTRG3
P04-P07			RTP4-RTP7
P10-P17	I/O	Port 1. 8-bit I/O port. Can be specified as input or output bit by bit.	_
P20	1	Port 2.	NMI
P21	1/0	8-bit I/O port. Can be specified as input or output bit by bit.	INTP0/TO04
P22		(P20/NMI is excluded.)	INTP1/TO05
P23			INTP2
P24	1		INTP3
P25	1		INTP4
P26			TCLR2/TO21
P27		·	TO20
P30	1/0	Port 3.	TxD
P31		8-bit I/O port. Can be specified as input or output bit by bit.	RxD
P32			SO00/SB0
P33			SI00/SB1
P34			SCK00
P35			TCLR1
P36			TI1/TO11
P37]		TO10
P40-P47	1/0	Port 4. 8-bit I/O port. Can be specified as input or output in units of 8 bits.	AD0-AD7
P50-P57	I/O	Port 5. 8-bit I/O port. Can be specified as input or output bit by bit.	AD8-AD15
P70-P77	I	Port 7. Port used only for 8-bit input.	ANIO-ANI7



(1) Port pins (2/2)

Pin	1/0	Function	Dual-function pin
P80	1/0	Port 8.	TCLR0
P81		8-bit I/O port.	TI0/TO03
P82		Can be specified as input or output bit by bit.	TO00
P83			TO01
P84			TO02
P85			TCLRUD
P86			PWM0
P87			PWM1
P90	1/0	Port 9.	RD
P91		4-bit I/O port.	LWR
P92		Can be specified as input or output bit by bit.	HWR
P93			_
P100	I/O	Port 10.	SO10
P101		8-bit I/O port.	SI10
P102		Can be specified as input or output bit by bit.	SCK10
P103			SO11
P104			SI11
P105			SCK11
P106			TIUD
P107			TCUD



(2) Non-port pins (1/2)

RTP0	Pin	1/0	Function	Dual-function pin
RTP2 P02/ADTRG2 RTP3 P02/ADTRG2 RTP4-RTP7 P04-P07 NMI I Nonmaskable interrupt request input P04-P07 INTP0 External interrupt request input P21/T004 INTP1 P22/T005 P23 INTP2 P23 P24 INTP3 P24 P25 INTP4 P25 P23 TI0 I External count clock input to timer 0 P81/T003 TI1 External count clock input to timer 1 P36/T011 TCUD External count clock input to timer 1 P36/T011 TCUR0 Clear signal input to the up/down counter P106 TCLR0 Clear signal input to the real-time pulse unit P80 TCLR1 P26/T021 P85 TCLR1 P85 P26/T021 TCLR2 P85 P26/T021 TCLR3 P84 P84 TC001 P85 P84 TC020 P21/INTP0 P85 TC031 P26/TCLR2 P26/TCLR2 <	RTP0	0		P00/ADTRG0
RTP3 P03/ADTRG3 RTP4-RTP7 P04-P07 NMI J Nonmaskable interrupt request input P20 INTP0 External interrupt request input P21/TO04 INTP1 P22/TO05 P23 INTP3 P24 P25 INTP4 P25 P25 TI0 I External count clock input to timer 0 P81/TO03 TI1 External count clock input to timer 1 P36/TO11 TUD External count clock input to the up/down counter P106 TOLR0 Input for the control signal to determine whether the up/down counter counts up or down. P107 TCLR0 Clear signal input to the real-time pulse unit P80 TCLR1 P85 P84 TCLR1 P85 P84 TCLR1 P85 P84 TCLR2 P85 P84 TCO30 P84 P84 TCO4 P21/NTP1 P87 TCO5 P22/INTP1 P27 TCO5 P22/INTP1 P27 TC	RTP1		real-time pulse unit.	P01/ADTRG1
RTP4-RTP7	RTP2			P02/ADTRG2
NMI INTPO External interrupt request input P20 P21/TO04 INTPO INTPO External interrupt request input P21/TO04 INTPO INTPO P22/TO05 INTPO P23 P24 INTPO P25 INTPO P26 P27 INTPO P27 P26/TO05 INTPO P28 P29 INTPO P29 P29 INTPO P29 P29 INTPO P29 P29 INTPO P20 P20 INTPO P20 P20 P20 P20 INTPO P20 P20 P20 P20 INTPO P20 P20 P20 P20 P20 P20 P20 INTPO P20 P2	RTP3			P03/ADTRG3
INTPO	RTP4-RTP7			P04-P07
INTP1	NMI	1	Nonmaskable interrupt request input	P20
INTP2 INTP3 P24 P25 INTP4 P25 INTP4 P25 T10	INTP0		External interrupt request input	P21/TO04
INTP3	INTP1			P22/TO05
INTP4	INTP2			P23
T10 I External count clock input to timer 0 P81/TO03 T11 External count clock input to timer 1 P36/TO11 TCUD External count clock input to the up/down counter P106 TCUD Input for the control signal to determine whether the up/down counter counts up or down. P107 TCLR0 Clear signal input to the real-time pulse unit P80 TCLR1 P35 P26/TO21 TCLR2 P85 P26/TO21 TCLR2 P85 P82 TO00 O Timer output from the real-time pulse unit (RPU) P82 TO01 P82 P84 TO03 P84 P81/TI0 TO04 P21/INTP0 P82 TO05 P22/INTP1 P36/TCLR2 TO10 P27/INTP0 P36/TCLR2 ANIC-ANI7 Analog input to the A/D converter P0/RTP0 ADTRG1 P0/IRTP1 P0/IRTP1 ADTRG2 ADTRG3 P0/IRTP1 ANDG3 O Analog output from the D/A converter — ANO0 O	INTP3			P24
Till External count clock input to timer 1	INTP4			P25
TIUD TOUD TOUD Input for the control signal to determine whether the up/down counter counts up or down.	TIO	ı	External count clock input to timer 0	P81/TO03
TCUD	TI1	1	External count clock input to timer 1	P36/TO11
TCLR0	TIUD		External count clock input to the up/down counter	P106
TCLR1	TCUD		, ,	P107
TCLR2 TCLRUD	TCLR0		Clear signal input to the real-time pulse unit	P80
TCLRUD	TCLR1	1		P35
TO00	TCLR2			P26/TO21
TO01	TCLRUD	1		P85
TO02	TO00	0	Timer output from the real-time pulse unit (RPU)	P82
TO03 F81/TI0 P21/NTP0 P22/INTP1 TO10 P37 P36/TI1 P36/TI1 P36/TI1 P26/TCLR2 P26/TCLR2 P26/TCLR2 P26/TCLR2 P70-P77 P26/TCLR2 P70-P77 P	TO01			P83
TO04 F21/INTP0 P22/INTP1 TO10 P37 P36/T11 P36/T11 P36/T11 P27 P26/TCLR2 P26/TCLR2 P26/TCLR2 P26/TCLR2 P70-P77 P70-P7	TO02	1		P84
TO05	TO03			P81/TI0
TO10	TO04	1		P21/INTP0
TO11 TO20 P26/TCLR2 ANI0-ANI7 I Analog input to the A/D converter P70-P77 ADTRG0 ADTRG1 ADTRG2 ADTRG3 P02/RTP2 ANO0 O Analog output from the D/A converter ANO1 - TxD O Serial data output from the asynchronous serial interface P30	TO05			P22/INTP1
TO20 P27 TO21 P26/TCLR2 ANI0-ANI7 I Analog input to the A/D converter P70-P77 ADTRG0 External trigger signal input to the A/D converter P00/RTP0 ADTRG1 P01/RTP1 P02/RTP2 ADTRG3 P03/RTP3 P03/RTP3 ANO0 O Analog output from the D/A converter — ANO1 — — TxD O Serial data output from the asynchronous serial interface P30	TO10			P37
TO21 P26/TCLR2 ANI0-ANI7 I Analog input to the A/D converter P70-P77 ADTRG0 External trigger signal input to the A/D converter P00/RTP0 ADTRG1 P01/RTP1 ADTRG2 P02/RTP2 ADTRG3 P03/RTP3 ANO0 O Analog output from the D/A converter — ANO1 — — TxD O Serial data output from the asynchronous serial interface P30	TO11	-		P36/TI1
ANI0-ANI7 I Analog input to the A/D converter P70-P77 ADTRG0 External trigger signal input to the A/D converter P00/RTP0 ADTRG1 P01/RTP1 ADTRG2 P02/RTP2 ADTRG3 P03/RTP3 ANO0 O Analog output from the D/A converter — ANO1 — TxD O Serial data output from the asynchronous serial interface P30	TO20]		P27
ADTRG0 ADTRG1 ADTRG2 ADTRG3 ANO0 ANO1 TxD O External trigger signal input to the A/D converter P00/RTP0 P01/RTP1 P01/RTP1 P02/RTP2 P03/RTP3 P03/RTP3 P03/RTP3 P03/RTP3 P03/RTP3 P03/RTP3 P03/RTP3 P03/RTP3 P03/RTP3	TO21	1		P26/TCLR2
ADTRG1 P01/RTP1 ADTRG2 P02/RTP2 ADTRG3 P03/RTP3 ANO0 O Analog output from the D/A converter — ANO1 — — TxD O Serial data output from the asynchronous serial interface P30	ANIO-ANI7	1	Analog input to the A/D converter	P70-P77
ADTRG2 P02/RTP2 ADTRG3 P03/RTP3 ANO0 O Analog output from the D/A converter — ANO1 — — TxD O Serial data output from the asynchronous serial interface P30	ADTRG0	1	External trigger signal input to the A/D converter	P00/RTP0
ADTRG3 P03/RTP3 ANO0 O Analog output from the D/A converter — ANO1 — — TxD O Serial data output from the asynchronous serial interface P30	ADTRG1			P01/RTP1
ANO0 O Analog output from the D/A converter — ANO1 — TxD O Serial data output from the asynchronous serial interface P30	ADTRG2	1		P02/RTP2
ANO1 — — — — — — — — — — — — — — — — — — —	ADTRG3			P03/RTP3
TxD O Serial data output from the asynchronous serial interface P30	ANO0	0	Analog output from the D/A converter	
	ANO1			-
RxD I Serial data input to the asynchronous serial interface P31	TxD	0	Serial data output from the asynchronous serial interface	P30
	RxD	ı	Serial data input to the asynchronous serial interface	P31



(2) Non-port pins (2/2)

Pin	I/O	Function	Dual-function pin
SCK00	1/0	Serial clock I/O for the clock synchronous serial interface	P34
SCK10			P102
SCK11			P105
SI00	ı	Serial data input to the clock synchronous serial interface in the 3-wire mode	P33/SB1
SI10			P101
SI11			P104
SO00	0	Serial data output from the clock synchronous serial interface in the 3-wire	P32/SB0
SO10		mode	P100
SO11			P103
SB0	1/0	Serial data I/O for the clock synchronous serial interface in the SBI mode	P32/SO00
SB1			P33/SI00
PWM0	0	PWM signal output	P86
PWM1	-		P87
WDTO	0	Output for the signal which indicates the watchdog timer overflowed. (A nonmaskable interrupt is generated.)	-
AD0-AD7	1/0	Lower-order bits of the multiplexed address/data bus used when external memory is expanded	P40-P47
AD8-AD15		Higher-order bits of the multiplexed address/data bus used when external memory is expanded	P50-P57
ASTB	0	Output for the timing signal used in externally latching address information output from the AD0 to AD15 pins, in order to access the external memory	_
RD		Read strobe signal output to the external memory	P90
LWR	_	Write strobe signal output to the 8 low-order bits in the external memory	P91
HWR	_	Write strobe signal output to the 8 high-order bits in the external memory	P92
WAIT	1	Input for the control signal which causes wait in the bus cycle	
MODE0	ı	Input for the control signal which sets the operation mode. Normally, both	-
MODE1		MODE0 and MODE1 are directly connected to the Vss pin.	
CLKOUT	0	System clock output	-
RESET		System reset input	-
X1	1	Crystal input pin for the system clock. A clock signal provided externally	_
X2	_	is input to the X1 pin. The X2 pin is left open.	
AV _{REF1}	1	A/D converter reference voltage input	
AVREF2	1	D/A converter reference voltage input	_
AV _{REF3}	1		
AVDD	_	Analog power supply for the A/D converter	_
AVss	_	Ground for the A/D converter	-
V _{DD}		Positive power supply	-
Vss	_	Ground	-
NC	-	Not internally connected. Connect the NC pin to the Vss pin (can also be left open).	,

1.2 PROM PROGRAMMING MODE (MODE0/VPP = H, MODE1 = L, P21 = L, RESET = L)

Pin	I/O	Function
MODE0/Vpp	1	PROM programming mode set/programming supply voltage
MODE1		
P21	1	PROM programming mode set
RESET		
A0-A16	1	Address bus
D0-D7	1/0	Data bus
PGM	1	Program input
CE	1	Enable PROM
ŌĒ	1	Read strobe to PROM
V _{DD}		Positive power supply
Vss		GND

Caution Connect the MODE0/VPP, MODE1, P21, and RESET pins directly to the VDD or Vss pin.



1.3 INPUT/OUTPUT CIRCUIT TYPE FOR EACH PIN AND HANDLING OF UNUSED PINS

Table 1-1 lists the input and output circuit type for each pin and how to handle it when it is not used. Fig. 1-1 shows the circuits.

Table 1-1 Input/Output Circuit Type for Each Pin and Recommended Connection Methods for Unused Pins (1/2)

Pin	I/O circuit type	Recommended connection method
P00/RTP0/ADTRG0-P03/RTP3/ADTRG3	8-A	Input state : Each pin is connected to the V _{DD} or
P04/RTP4-P07/RTP7	5-A	V _{ss} pin via a separate resistor.
P10-P17		Output state : Open
P20/NMI	2	Connected to the Vss pin.
P21/INTP0/TO04	8-A	Input state : Each pin is connected to the V _{DD} or
P22/INTP1/TO05		Vss pin via a separate resistor.
P23/INTP2		Output state : Open
P24/INTP3		
P25/INTP4		
P26/TCLR2/TO21		
P27/TO20		
P30/TxD	5-A	
P31/RxD		
P32/SO00/SB0	10-A	
P33/SI00/SB1		
P34/SCK00	8-A	
P35/TCLR1		
P36/TI1/TO11		
P37/TO10	5-A	
P40/AD0-P47/AD7		
P50/AD8-P57/AD15		
P70/ANI0-P77/ANI7	9	Connected to the Vss pin.
P80/TCLR0	8-A	Input state : Each pin is connected to the V _{DD} or
P81/TI0/TO03		Vss pin via a separate resistor.
P82/TO00	5-A	Output state: Open
P83/TO01		
P84/TO02		
P85/TCLRUD	8-A	7
P86/PWM0	5-A	1
P87/PWM1		
P90/RD		
P91/LWR		
P92/HWR		
P93		




Table 1-1 Input/Output Circuit of Type for Each Pin and Recommended Connection Methods for Unused Pins (2/2)

Pin	I/O circuit type	Recommended connection method
P100/SO10	5-A	Input state : Each pin is connected to the V _{DD} or
P101/SI10	8-A	Vss pin via a separate resistor.
P102/SCK10		Output state: Open
P103/SO11	5-A	
P104/SI11	8-A	
P105/SCK11		
P106/TIUD		
P107/TCUD		
ANO0, ANO1	12	Open
CLKOUT	3	
ASTB	4	
WDTO	19	Connected to the Vss pin.
WAIT	1	Connected to the V _{DD} pin.
MODE0, MODE1	1	-
RESET	2	
AVREF1-AVREF3, AVSS	_	Connected to the Vss pin.
AVDD		Connected to the V _{DD} pin.
NC		Connected to the Vss pin (or open).



Fig. 1-1 Input/Output Circuits of Each Pin





2. DIFFERENCES BETWEEN THE μ PD78P356 AND μ PD78356

The μ PD78P356 is produced by replacing the internal mask ROM of the μ PD78356 with a 48K-byte PROM. Both have the same functions except some differences in ROM specifications, such as write and verify modes. Table 2-1 shows the differences.

In this manual, the functions specific to the μ PD78P356 are explained. For details of the other functions, refer to the μ PD78356 document.

Table 2-1 Differences between the μ PD78P356 and μ PD78356

Item Part number	μPD7	78P356	μPD78356
Internal program memory (Electrical write)	One-time PROM (Data can be written once)	EPROM (Data can be written multiple times)	Mask ROM
ECC circuit	Provided		Not provided
PROM programming terminal	Provided		Not provided
Setting of MODE0 and MODE1	Normal operation mode MODE0, 1 = LL Programming mode MODE0, 1 = HL ROM-less mode (with an external 16-bit bus MODE0, 1 = HH		 Normal operation mode MODE0, 1 = LL ROM-less mode (with an external 8-bit bus) MODE0, 1 = HL (with an external 16-bit bus) MODE0, 1 = HH
Package	100-pin plastic QFP 120-pin plastic QFP	120-pin ceramic WQFN	100-pin plastic QFP 120-pin plastic QFP
Electrical characteristics	They differ in supply current and other factors.		
Others	Since they differ in circuit scale and mask layout, they differ in noise immunity and noise radiation.		

- Cautions 1. The PROM and mask ROM products differ in noise immunity and noise radiation. Use not ES products but CS products (mask ROM products) to evaluate them thoroughly when considering the change from the PROM products to the mask ROM products during processes from preproduction to volume production.
 - 2. Connect the MODE0 and MODE1 pins directly to the VDD or Vss pin.

3. PROM PROGRAMMING

The μ PD78P356 is provided with an electrically writable PROM of 48K \times 8 bits for programming and a PROM of 12K \times 6 bits for error correcting codes (ECCs).

The ECCs correct errors of the codes written in the programming PROM, improving the reliability of data stored in the PROM.

Fig. 3-1 shows the memory map in the programming mode.

F007H ECC for ECW (4×6) F004H F003H **ECW** (4×8) F000H **EFFFH** PROM for ECC Note (12288×6) C000H **BFFFH** Program PROM (49152×8) 0000H

Fig. 3-1 Memory Map in the Programming Mode

Note The six low-order bits are effective in the ECC PROM.

Before programming the PROM, input appropriate signals to the MODE0/VPP, MODE1, P21, and RESET pins to change the mode to the PROM programming mode.

Program the PROM in the same way as for the μ PD27C1001A.

To use the ECCs, reset the lowest-order bit (F000.0) in the lowest-order byte of ECW (ECC control word) to enable the ECC circuit operation. The ECW is a 4-byte register for controlling the ECC circuit operation.

The ECCs and ECW are automatically generated by ECCGEN (ECC generator) supplied with the RA78K3 assembler package. (The ECCs are generated in the six low-order bits of the PROM. The two high-order bits are fixed to 1.)

Function	Normal operation mode	Programming mode		
Address input	P00-P07, P50, P20, P51-P57	A0-A16		
Data input	P40-P47	D0-D7		
Program pulse	P12	PGM		
Chip enable	P10	CE		
Output enable	P11	ŌĒ		
Program voltage	MODE	MODE0/V _{PP}		
Mode voltage	MODE1, Pa	MODE1, P21, RESET		

Table 3-1 Pin Functions in Programming Mode

3.1 OPERATION MODE

To enter the program write/verify mode, set each pin as follows: MODE0/VPP = H, MODE1 = L, P21 = L, \overline{RESET} = L. In addition, any of the operation modes listed in Table 3-2 can be selected by setting the \overline{CE} , \overline{OE} , and \overline{PGM} pins in this mode.

Set the $\mu\text{PD78P356}$ to the read mode in order to read the contents of PROM.

Handle unused pins according to the caution in PIN CONFIGURATION (2).

Table 3-2 Operation Modes for PROM Programming

Mode	MODE1	P21	RESET	ĈĒ	ŌĒ	PGM	MODE0/Vpp	VDD	D0-D7		
Page data latch				Н	L	Н			Data input		
Page program]			Н	Н	L			High impedance		
Byte program				L	Н	L	+12.5 V	+6.5 V	Data input		
Program verify				L	L	Н	712.0	112.0	+0.5 V	, 0.0	Data output
Program inhibit	L	L	L	×	L	L			High impedance		
				×	Н	Н					
Read				L	L	Н			Data output		
Output disable				L	Н	×	+5 V	+5 V	High impedance		
Standby				Н	×	×			High impedance		

Remark L: Directly connected to the Vss pin

H: Directly connected to the Voo pin

 \times : L or H



3.2 PROCEDURE FOR WRITING ON PROM (PAGE PROGRAM MODE)

The following is a procedure for writing on PROM. (See Fig. 3-2.)

In the page program mode, data is written in units of pages (four bytes). When write data completes midway of a page, latch FFH after the data so that the data fits into pages.

- (1) Always set each pin as follows: MODE0/VPP = H, MODE1 = L, P21 = L, and RESET = L. Connect unused pins according to PIN CONFIGURATION (2).
- (2) Apply +6.5 V to the VDD pin and +12.5 V to the MODEO/VPP pin.
- (3) Input an initial address to the A0 to A16 pins.
- (4) Clear the page counter.
- (5) Data latch mode. Input write data to the D0 to D7 pins and input an active-low pulse to the \overline{OE} pin. Increment the address and the page counter.
- (6) Repeat step (5) for a page (four bytes).
- (7) Input a 0.1 ms program pulse (active low) to the PGM pin.
- (8) Verify mode. Checks if data has been written in PROM. Apply a low level to the CE pin, input an active-low pulse to the OE pin, and then read the write data from the D0 to D7 pins. Repeat this for a page (four bytes). When verification completes, apply a high level to the CE pin.
 - If data has been written, go to step (10).
 - If not, repeat steps (7) and (8). If no data is written yet after the steps have been repeated 10 times, go to step (9).
- (9) Assume the device to be defective and stop write operation.
- (10) Increment the address.
- (11) Repeat steps (4) to (10) until the address exceeds the last address.

Fig. 3-3 is a timing chart of these steps (2) to (9).




Fig. 3-2 Flowchart of Procedure for Writing (Page Program Mode)

Note If write data does not fill a page, latch FFH for the rest of the page.






Fig. 3-3 PROM Write/Verify Timing Chart (Page Program Mode)

3.3 PROCEDURE FOR WRITING ON PROM (BYTE PROGRAM MODE)

The following is a procedure for writing on PROM. (See Fig. 3-4.)

- (1) Always set each pin as follows: MODE0/VPP = H, MODE1 = L, P21 = L, and RESET = L. Connect unused pins according to PIN CONFIGURATION (2).
- (2) Apply +6.5 V to the VDD pin and +12.5 V to the MODEO/VPP pin, and input a low-level signal to the \overline{CE} pin.
- (3) Input an initial address to the A0 to A16 pins.
- (4) Input write data to the D0 to D7 pins.
- (5) Input a 0.1 ms program pulse (active low) to the PGM pin.
- (6) Verify mode. Checks if data has been written in PROM.

Input an active-low pulse to the OE pin and read the write data from the D0 to D7 pins.

- If data has been written, go to step (8).
- If not, repeat steps (4) to (6). If no data is written yet after the steps have been repeated 10 times, go to step (7).
- (7) Assume the device to be defective and stop write operation.
- (8) Increment the address.
- (9) Repeat steps (4) to (8) until the address exceeds the last address.

Fig. 3-5 is a timing chart of these steps (2) to (7).





Fig. 3-4 Flowchart of Procedure for Writing (Byte Program Mode)



Fig. 3-5 PROM Write/Verify Timing Chart (Byte Program Mode)




3.4 PROCEDURE FOR READING FROM PROM

The following is a procedure for reading out the contents of PROM to the external data bus (D0 to D7).

- (1) Always set each pin as follows: MODE0/VPP = H, MODE1 = L, P21 = L, and RESET = L. Connect unused pins according to PIN CONFIGURATION (2).
- (2) Apply +5 V to the VDD and MODEO/VPP pins.
- (3) Input the address of data to be read into the A0 to A16 pins.
- (4) Read mode ($\overline{CE} = L$, $\overline{OE} = L$)
- (5) Output the data on the D0 to D7 pins.

Fig. 3-6 is a timing chart of these steps (2) to (5).

Fig. 3-6 PROM Read Timing Chart





4. ERASURE CHARACTERISTICS (μPD78P356KP-S ONLY)

Data written in the μ PD78P356KP-S program memory can be erased (FFH); therefore users can write other data in the memory.

To erase the written data, expose the erasure window to light with a wavelength shorter than approx. 400 nm. Normally, ultraviolet light with a wavelength of 254 nm is employed. The amount of light required to completely erase the data is as follows:

- Intensity of ultraviolet light × erasing time: 15 W•s/cm² min.
- Erasing time: 15 to 20 minutes (When using a 12,000 μW/cm² ultraviolet lamp. It may, however, take more time
 due to lamp deterioration, dirt on the erasure window, or the like.)

The ultraviolet lamp should be placed within 2.5 cm from the erasure window during erasure. In addition, if a filter is attached to the ultraviolet lamp, remove the filter before erasure.

5. PROTECTIVE FILM COVERING THE ERASURE WINDOW (μPD78P356KP-S ONLY)

After the erasure window of the μ PD78P356KP-S has been exposed to sunlight or a fluorescent lamp for a long time, data in EPROM may be erased and the internal circuits may malfunction. To prevent these failures, the erasure window should be covered with a protective film when it is not used for erasure.

EPROM package products with a window are supplied with a NEC-guaranteed protective film when they are delivered.

6. SCREENING ONE-TIME PROM PRODUCTS

NEC cannot execute a complete test of one-time PROM products (μ PD78P356GC-7EA, μ PD78P356GD-5BB) due to their structure before shipment. It is recommended that you screen (verify) PROM products after writing necessary data into them and storing them at 125 °C for 24 hours.

NEC offers a charged service called QTOP microcomputer service. This service includes writing to one-time PROM, marking, screening, and verification. For the μ PD78P356, this service is yet to be supported. Ask your sales representative for details.



7. ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS (TA = 25 °C)

Parameter	Symbol		Conditions	Rating	Unit
	V _{DD}			-0.5 to +7.0	٧
Over the contact of	AVDD			-0.5 to V _{DD} + 0.5	٧
Supply voltage	V _{PP}			-0.5 to +13.5	V
	AVss			-0.5 to +0.5	V
Input voltage	Vı		Note 1	-0.5 to V _{DD} + 0.5	V
Output voltage	Vo			-0.5 to V _{DD} + 0.5	٧
		Each pi	n	4.0	mA
Low-level output current	Іоь	Total of	all output pins	140	mA
		Each pi	n	-1.0	mA
High-level output current	Іон	Total of	all output pins	-30	mA
Analog input voltage	VIAN	Note 2	AVDD > VDD	-0.5 to Vpp + 0.5	V
			V _{DD} ≥ AV _{DD}	-0.5 to AV _{DD} + 0.5	
A/D converter reference input voltage	AVREF		AVDD > VDD	-0.5 to Vpp + 0.5	V
			V _{DD} ≥ AV _{DD}	-0.5 to AV _{DD} + 0.5	
Operating temperature	TA			10 to +70	,C
Storage temperature	Tstg			-65 to +150	,C

Notes 1. Pins other than those listed below

2. P70/ANI0 - P77/ANI7

Caution Absolute maximum ratings are rated values beyond which some physical damages may be caused to the product; if any of the parameters in the table above exceeds its rated value even for a moment, the quality of the product may deteriorate. Be sure to use the product within the rated values.

RECOMMENDED OPERATING CONDITIONS

Oscillator frequency	Та	Voo
8 MHz ≤ fxx ≤ 32 MHz	10 to +70 °C	+5.0 V ±10 %

CAPACITANCE (TA = 25 °C, Vss = VDD = 0 V)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Input capacitance	Cı	(4)			20	pF
Output capacitance	Co	f = 1 MHz			20	ρF
I/O capacitance	Cio	0 V on pins other than measured pins			20	pF



OSCILLATOR CHARACTERISTICS (Ta = -10 to +70 °C, VDD = +5 V ± 10 %, Vss = 0 V)

Resonator	Recommended circuit	Parameter	Min.	Max.	Unit
Ceramic resonator or crystal	Vss X1 X2 C1 C2	Oscillator frequency (fxx)	8	32	MHz
External clock		X1 input frequency (fx)	8	32	MHz
	X1 X2 Open	X1 input rising and falling times (txR, txF)	0	10	ns
	HCMOS inverter	X1 input high-level and low-level widths (twxH, twxL)	10	115	ns

Caution When using the system clock generator, run wires in the portion surrounded by dotted lines according to the following rules to avoid effects such as stray capacitance:

- · Minimize the wiring.
- Never cause the wires to cross other signal lines or run near a line carrying a large varying current.
- Cause the grounding point of the capacitor of the oscillator circuit to have the same potential as Vss. Never connect the capacitor to a ground pattern carrying a large current.
- · Never extract a signal from the oscillator.



DC CHARACTERISTICS (TA = -10 to +70 °C, VDD = +5 V ± 10 %, Vss = 0 V)

Parameter	Symbol	(Conditions	Min.	Тур.	Max.	Unit
Low-level input voltage	VıL			0		0.8	V
High-level input voltage	Vihi		Note 1	2.2			V
	V _{IH2}		Note 2	0.8V _{DD}			
Low-level output voltage	Vol	loL = 2.0 mA				0.45	V
High-level output voltage	Vон	Iон = −400 μА	4	V _{DD} - 1.0			V
Input leakage current	lu	Note 3	$0 \text{ V} \leq V_{I} \leq V_{DD}$			±10	μΑ
		MODE0/Vpp	VI = VDD			+10	μΑ
		pin	Vi = 0 V			-200	μΑ
Analog pin input leakage current	ILIAN	Note 4	0 V ≤ Vı ≤ AVREF			±10	μΑ
Output leakage current	Ito	0 V ≤ Vo ≤ Vo	DD			±10	μΑ
V _{DD} supply current	1001	Operation mo	ode		86	125	mA
	1002	HALT mode			40	60	mA
Data retention voltage	Vodor	STOP mode		2.5			V
Data retention current	IDDDR	0700	V _{DDDR} = 2.5 V		2	20	μΑ
		STOP mode	$V_{DDDR} = 5.0 \text{ V} \pm 10 \%$		10	50	μΑ
Software pull-up resistance	RL	Vı = 0 V	•	20	40	90	kΩ

Notes 1. For pins other than those described in Note 2

- 2. RESET, X1, X2, P00/RTP0/ADTRG0, P01/RTP1/ADTRG1, P02/RTP2/ADTRG2, P03/RTP3/ADTRG3, P20/NMI, P21/INTP0/T004, P22/INTP1/T005, P23/INTP2, P24/INTP3, P25/INTP4, P26/TCLR2/T021, P27/T020, P32/S000/SB0, P33/SI00/SB1, P34/SCK00, P35/TCLR1, P36/TI1/T011, P80/TCLR0, P81/TI0/T003, P85/TCLRUD, P101/SI10, P102/SCK10, P104/SI11, P105/SCK11, P106/TIUD, and P107/TCUD
- 3. For input and input/output pins (excluding MODE0/VPP, X1, X2, and P70/ANI0 to P77/ANI7 being used for analog input.)
- 4. For P70/ANI0 to P77/ANI7 (only when being used for analog input, during nonsampling operation)



AC CHARACTERISTICS (TA = -10 to +70 °C, VDD = +5 V ± 10 %, Vss = 0 V, CL = 100 pF, fxx = 32 MHz)

Read/Write Operation (When the General Memory Is Connected)

Parameter	Symbol	Conditions	Min.	Max.	Unit
System clock cycle time	tcyk		62.5	250	ns
Address setup time (to ASTB ↓)	tsast		7		ns
Address hold time (to ASTB ↓)	t hsta		11		ns
Delay from RD ↓ to address float	tfra			0	ns
Delay from address to data input	tdaid			100	ns
Delay from RD ↓ to data input	torio			49	ns
Delay from ASTB↓ to RD↓	tostr		15		ns
Data hold time (to RD ↑)	thrid		0		ns
Delay from RD ↑ to address active	İ DRA		17		ns
RD low-level width	twar		63		ns
ASTB high-level width	twsтн		14		ns
Delay from LWR, HWR↓ to data output	towop			21	ns
Delay from ASTB ↓ to LWR, HWR ↓	tostw		15		ns
Delay from LWR, HWR↑ to ASTB↑	towst		78		ns
Data setup time (to LWR , HWR ↑)	tsopw		57		ns
Data hold time (to LWR, HWR↑)	thwod		8		ns
LWR, HWR low-level width	twwL		63		ns
WAIT setup time (to address)	t sawt			47	ns
WAIT hold time (to address)	THAWT		93		ns
WAIT setup time (to ASTB ↓)	tsasry			15	ns
WAIT hold time (to ASTB ↓)	thashy		62		ns
WAIT setup time (to RD ↓)	ĬSRRY			25	ns
WAIT setup time (to LWR, HWR ↓)	tsway			-25	ns
WAIT hold time (to RD ↓)	ÎHARY		22		ns
WAIT hold time (to LWR, HWR ↓)	thway		22		ns
Delay from address to RD ↓	toar			77	ns
Delay from address to LWR, HWR↓	toaw			77	ns
Delay from WAIT ↑ to data input	townid			52	ns
Delay from WAIT ↑ to RD ↑	towtr		62		ns
Delay from WAIT ↑ to LWR, HWR ↑	towtw		62		ns



tcvк-Dependent Bus Timing Definition

Symbol	Formula	Min./Max.	Unit
t sast	(0.5 + a)T - 24	Min.	ns
thsta	0.5T - 20	Min.	ns
twsтн	(0.5 + a)T - 17	Min.	ns
tostr	0.5T 16	Min.	ns
twrl	(1.5 + n)T - 30	Min.	ns
toaid .	(2.5 + a + n)T - 56	Max.	ns
torio	(1.5 + n)T - 44	Max.	ns
tora	0.5T — 14	Min.	ns
tostw	0.5T – 16	Min.	ns
towst	1.5T 15	Min.	ns
twwL	(1.5 + n)T - 30	Min.	ns
towat	0.5T — 10	Max.	ns
tsopw	(1 + n)T - 5	Min.	ns
tsawt	(a + n)T - 15	Max.	ns
THAWT	(0.5 + a + n)T	Min.	ns
tsasry	(n - 0.5)T - 16	Max.	ns
thasry	nT	Min.	ns
tsrry	(n - 1)T - 25	Max.	ns
tswry	(n - 1)T - 25	Max.	ns
ÎHRRY	(n - 0.5)T - 9	Min.	ns
thwry	(n - 0.5)T - 9	Min.	ns
tdar	(a + 1)T + 15	Max.	ns
tdaw	(a + 1)T + 15	Max.	ns
towtio to	T 10	Max.	ns
towtr	Т	Min.	ns
towrw	Т	Min.	ns

Remarks 1. T = toyk = 1/fclk (fclk is the internal system clock frequency.)

- 2. When an address wait is inserted, the value of a is 1. Otherwise, it is 0.
- 3. The number n represents the number of wait cycles specified by the external wait pin (WAIT) or PWC register.
- 4. Only the bus timing items listed above are dependent on toxk.



Serial Operation (TA = -10 to +70 °C, VDD = +5 V ± 10 %, Vss = 0 V)

Parameter	Symbol		Conditions	Min.	Max.	Unit
		SCK output	Internal, divided by 8	500		ns
Serial clock cycle time	tcysk	SCK input	External clock	500		ns
		SCK output	Internal, divided by 8	210		ns
Serial clock low-level width	twskL	SCK input	External clock	210		ns
0		SCK output	Internal, divided by 8	210		ns
Serial clock high-level width	twskh	SCK input	External clock	210		ns
SI setup time (to SCK↑)	tsaxsk			80		ns
SI hold time (to SCK ↑)	thskex			80		ns
$\overline{SCK}\downarrow \to SO$ delay time	tosktx	R = 1 kΩ, C =	100 pF		110	ns

tcvk-Dependent Serial Operations

Symbol	Conditions		Formula	Min./Max.	Unit
	SCK output	Internal, divided by 8	8T	Min.	ns
tcysk	SCK input	External clock	8T	Min.	ns
	SCK output	Internal, divided by 8	4T – 40	Min.	ns
twskL	SCK input	External clock	4T – 40	Min.	ns
	SCK output	Internal, divided by 8	4T – 40	Min.	ns
twsкн	SCK input	External clock	4T – 40	Min.	ns

Remarks 1. T = tcyk = 1/fclk (fclk is the internal system clock frequency.)

2. The items listed above are dependent on tcyk.

Up/Down Counter Operations (TA = -10 to +70 °C, VDD = +5 V ± 10 %, Vss = 0 V)

Parameter	Symbol	Cond	itions	Min.	Max.	Unit
			NIUD = 0	250		ns
		Other than mode 4	NIUD = 1	1		μs
TIUD high/low level width	twriuh, twriuc	Mada	NIUD = 0	500		ns
		Mode 4	NIUD = 1	1		μs
			NCUD = 0	250		ns
TCUD high/low level width	twтсин, twтсиL	Other than mode 4	NCUD = 1	1		μs
		Mode 4	NCUD = 0	500		ns
			NCUD = 1	1		μs
			NRUD = 0	250		ns
TCLRUD high/low level width	twoLUH, twoLUL		NRUD = 1	1		μs
TCUD setup time (to TIUD ↑)	tsтcu	Mod	de 3	0		ns
TCUD hold time (to TIUD ↑)	tнтси	Mod	de 3	125		ns
TIUD setup time (to TCUD)	ts4TIU	Mod	de 4	250		ns
TIUD hold time (to TCUD)	hold time (to TCUD) thatiu		de 4	250		ns
Cycle time for TIUD and TCUD	tcyc4	Мос	de 4	1		μs

Remark NIUD, NCUD, NRUD: Bits 5, 6, and 7 of the noise protection control register (NPC)

tcyk-Dependent Up/Down Counter Operations

Symbol	Cond	tions	Formula	Min./Max.	Unit	
		NIUD = 0	4T			
	Other than mode 4	NIUD = 1	16T			
twriuh, twriul		NIUD = 0	8T	Min.	ns	
	Mode 4	NIUD = 1	16T			
		NCUD = 0	4T		ns	
	Other than mode 4	NCUD = 1	16T			
twrcuh, twrcul		NCUD = 0	8T	Min.		
	Mode 4	NCUD = 1	16T			
		NRUD = 0	4T			
twrcluh, twrclul		NRUD = 1	16T	Min.	ns	
tнтси	Mode 3		2T	Min.	ns	
t s4TIU	Mod	le 4	4T	Min.	ns	
t H4TIU	Mode 4		4T	Min.	ns	

Remarks 1. T = tcyk = 1/fck (fck is the internal system clock frequency.)

- 2. The items listed above are dependent on tcyk.
- 3. NIUD, NCUD, NRUD: Bits 5, 6, and 7 of the noise protection control register (NPC)



Other Operations (TA = -10 to +70 °C, VDD = +5 V ± 10 %, Vss = 0 V)

Parameter	Symbol	Conditions	Min.	Max.	Unit
NMI high/low level width	twnih, twnil	No analog noise	2		μs
INTP0 high/low level width	twioh, twio∟		250		ns
INTP1 high/low level width	twire, twire		250		ns
INTP2 high/low level width	twizh, twizL		250		ns
INTP3 high/low level width	twiзн, twiз∟		250		ns
INTP4 high/low level width	twi4H, twi4L		250		ns
TIO high/low level width		NIO = 0	250		ns
	twтюн, twтюь	NIO = 1	1		μs
TI1 high/low level width	twтин, twти∟	NI1 = 0	250		ns
		NI1 = 1	1		μs
TCLR0 high/low level width	twoloh, twolol	NR0 = 0	250		ns
		NR0 = 1	1		μs
TCLR1 high/low level width		NR1 = 0	250		ns
	twolih, twolil	NR1 = 1	1		μs
TCLR2 high/low level width	twolzh, twolzl	NR2 = 0	250		ns
		NR2 = 1	1		μs
RESET high/low level width	twash, twast	No analog noise	1.5		μs

Remark NIO, NI1

: Bits 0 and 2 of the noise protection control register (NPC)

NR0, NR1, NR2: Bits 1, 3, and 4 of the noise protection control register (NPC)



Other toyk-Dependent Operations

Symbol	Conditions	Formula	Min./Max.	Unit	
twioh, twioL		4T	Min.	ns	
twirh, twirt		4T	Min.	ns	
twizh, twizL		4T	Min.	ns	
twiзн, twiзL		4T	Min.	ns	
twi4H, twi4L		4T	Min.	ns	
	NIO = 0	4T		ns	
twtioh, twtiol	NIO = 1	16T	Min.		
	NI1 = 0	4T .		ns	
twriih, twriil	NI1 = 1	16T	Min.		
	NR0 = 0	4T			
twcloh, twclol	NR0 = 1	16T	Min.	ns	
	NR1 = 0	4T		ns	
twolih, twolil	NR1 = 1	16T	Min.		
	NR2 = 0	4T			
twolen, twoler	NR2 = 1	16T	Min.	ns	


Remarks 1. T = tcyk = 1/fck (fck is the internal system clock frequency.)

2. The bus timing items listed above are dependent on tcyk.

3. NIO, NI1 : Bits 0 and 2 of the noise protection control register (NPC)

NR0, NR1, NR2: Bits 1, 3, and 4 of the noise protection control register (NPC)

AC Timing Test Points






A/D CONVERTER CHARACTERISTICS (TA = -10 to +70 °C, AVDD = VDD = +5 V ± 10 %, AVss = Vss = 0 V)

Parameter	Symbol	Conditions		Min.	Тур.	Max.	Unit
Resolution				10			bit
Total error ^{Note} 1		4.5 V ≤ AVREF1 ≤ AVDD				±0.4	%FSR
		3.4 V ≤ AVREF1 ≤ AVDD				±0.7	%FSR
Quantization error						±1/2	LSB
Conversion time	tconv	A/D trigger mode		2			μs
		Timer trigger mode, external trigger mode		2 + 5T			μs
Sampling time	tsamp	tcyк = 62.5 ns		7.5			tcyk
7 Note 1		4.5 V ≤ AVREF1 ≤ AVDD 3.4 V ≤ AVREF1 ≤ AVDD			±1.5	±2.5	LSB
Zero-scale calibration Note 1					±1.5	±4.5	LSB
Full scale calibration ^{Note 1}		4.5 V ≤ AVREF1 ≤ AVDD 3.4 V ≤ AVREF1 ≤ AVDD			±1.5	±3.0	LSB
					±1.5	±4.5	LSB
Nonlinearity calibration ^{Note 1}		4.5 V ≤ AVREF1 ≤ AVDD 3.4 V ≤ AVREF1 ≤ AVDD			±1.5	±2.5	LSB
					±1.5	±4.5	LSB
Analog input voltageNote 2	VIAN			-0.3		AVREF1 + 0.3	V
Analog input impedance	Ran	Nonsam	pling		10		МΩ
		Sampling			Note 3		
Reference voltage	AV _{REF1}			3.4		AVDD	٧
AV _{REF1} current	Alrefi				3.0	8.0	mA
AVoo supply current	Alpb	Operation mode			3.3	13.0	mA
A/D converter data retention current	Aladan	STOP	AVDDDR = 2.5 V		2	10	μΑ
		mode	AVDDDR = 5 V ±10 %		10	50	μΑ

Notes 1. Quantization error is excluded.

- 2. When $-0.3 \text{ V} \leq \text{Vian} \leq 0 \text{ V}$, the conversion result is 000H. When 0 V < Vian < AVREF1, the voltage is converted with a 10-bit resolution. When AVREF1 $\leq \text{Vian} \leq \text{AVREF1} + 0.3 \text{ V}$, the conversion result is 3FFH.
- 3. During sampling, the analog input impedance is equal to that of the following equivalent circuit. (The figure below shows typical values. These values may not be correct for your application.)



Remark T = tcyk = 1/fck (fck is the internal system clock frequency.)




D/A CONVERTER CHARACTERISTICS (TA = -10 to +70 °C, AVREF2 = VDD = +5 V ±10 %, AVREF3 = VSS = 0 V)


Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Resolution					8	bit
Total error		AVREF2 = VDD = +5 V, AVREF3 = Vss = 0 V			±0.4	%
Setting time		Load: 2 MΩ, 30 pF			2	μs
Output resistance	R∘	DACS0, DACS1 = 7FH		10		kΩ
Analog reference voltage	AV _{REF2}		0.75Vpb		VDD	V
Analog reference voltage	AV _{REF3}		Vss		0.2V _{DD}	V
Reference power supply input current	Alref2		0		5	mA
Reference power supply input current	Alref3		-5		0	mA



Read Operation (for 8-bit)




Write Operation (for 8-bit)







Read Operation (for 16-bit)



Write Operation (for 16-bit)




Serial Operation




Remark ×x: 00, 10, or 11

Up/Down Counter Input Timing




Interrupt Input Timing




Remark n = 0 to 4


Reset Input Timing



Timer Pin Input Timing



Remark n = 0 or 1



Remark n = 0 to 2



DC PROGRAMMING CHARACTERISTICS (TA = 25 ± 5 °C, Vss = 0 V)

Parameter	Symbol	SymbolNote 1	Conditions	Min.	Тур.	Max.	Unit
High-level input voltage	Viн	Vін		2.2		VDDP + 0.3	٧
Low-level input voltage	VIL	VIL		-0.3		0.8	٧
Input leakage current	LIP	lu	0 ≤ V _I ≤ V _{DDP} Note 2			±10	μΑ
High-level output voltage	Vон	Voн	I _{OH} = -400 μA	2.4			V
Low-level output voltage	Vol	VoL	lo _L = 2.1 mA			0.45	٧
Input current	la9	_	A9 (P20/NMI) pin			±10	μΑ
Output leakage current	ILO	-	$0 \le V_0 \le V_{DDP}, \overline{OE} = V_{IH}$			±10	μΑ
V _{DDP} supply voltage	VDDP	Vcc	Program memory write mode	6.25	6.5	6.75	٧
			Program memory read mode	4.5	5.0	5.5	٧
V _{PP} supply voltage	V _{PP}	V _{PP}	Program memory write mode	12.2	12.5	12.8	٧
			Program memory read mode		V _{PP} = V	DDP	٧
V _{DDP} supply current	loo	IDD	Program memory write mode			30	mA
			Program memory read mode			100	mA
V _{PP} supply current	Ірр	Ірр	Program memory write mode			50	mA
			Program memory read mode	1	1.0	100	μΑ

Notes 1. Symbols for the corresponding $\mu PD27C1001A$

2. The VDDP represents the VDD pin as viewed in the programming mode.



AC PROGRAMMING CHARACTERISTICS (TA = 25 ± 5 °C, Vss = 0 V)

PROM Write Mode (Page Program Mode)

Parameter	Symbol ^{Note 1}	Conditions	Min.	Тур.	Max.	Unit
Address set up time	tas		2			μs
CE set time	tces		2			μs
Input data setup time	tos		2			μs
Address hold time	tah		2	· ·		μs
	tahl		2			μs
	tahv		0			μs
Input data hold time	tон		2			μs
Output data hold time	tor		0		250	ns
V _{PP} setup time	tvps		2			μs
VDDP setup time	tvDsNote 2		2			μs
Initial program pulse width	tpw		0.095	0.1	0.105	ms
OE set time	toes		2			μs
Valid data delay time from OE	toe				1.0	μs
OE pulse width in the data latch	tLw		1			μs
PGM setup time	tpgms		2			μs
CE hold time	tceн		2			μs
OE hold time	tоен		2			μs

Notes 1. These symbols (except tvps) correspond to those of the μ PD27C1001A.

2. For μ PD27C1001A, read tvps as tvcs.



PROM Write Mode (Byte Program Mode)

Parameter	Symbol ^{Note 1}	Conditions	Min.	Тур.	Max.	Unit
Address set up time	tas		2			μs
CE set time	tces		2			μs
Input data setup time	tos		2			μs
Address hold time	tah		2			μs
Input data hold time	toн		2			μs
Output data hold time	tor		0		250	ns
V _{PP} setup time	tvps		2			μs
V _{DDP} setup time	t _{VDS} Note 2		2			μs
Initial program pulse width	tpw		0.095	0.1	0.105	ms
OE set time	toes		2			μs
Valid data delay time from OE	toe				1.0	μs

Notes 1. These symbols (except tvos) correspond to those of the μ PD27C1001A.

2. For μ PD27C1001A, read tvps as tvcs.


PROM Read Mode

Parameter	Symbol ^{Note}	Conditions	Min.	Тур.	Max.	Unit
Data output time from address	tacc	CE = OE = VIL			1.0	μs
CE ↓ → data output time	toe	OE = VIL			1.0	μs
OE ↓ → data output time	toe	CE = VIL			1.0	μs
Data hold time to OE ↑	t DF	CE = VIL	0		250	ns
Data hold time to address	tон	CE = OE = VIL	0			ns

Note These symbols correspond to those of the $\mu PD27C1001A$.




PROM Write Mode Timing (Page Program Mode)






PROM Write Mode Timing (Byte Program Mode)



Cautions 1. Vode must be applied before VPP, and must be cut after VPP.

- 2. VPP including overshoot must not exceed +13.5 V.
- 3. Plugging in or out the board with the VPP pin supplied with 12.5 V may adversely affect its reliability.


PROM Read Mode Timing




Notes 1. For reading within tacc, the delay of the \overline{OE} input from falling edge of \overline{CE} must be within tacc – toe.


2. \overline{DE} is the time measured from when either \overline{OE} or \overline{CE} reaches \overline{VH} , whichever is faster.

8. CHARACTERISTIC CURVES (FOR REFERENCE)











lol vs Vol









9. PACKAGE DRAWINGS

100 PIN PLASTIC QFP (FINE PITCH) (□14)



detail of lead end




NOTE

Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.

A 16.0±0.2 0.630±0.008 B 14.0±0.2 0.551±0.009 C 14.0±0.2 0.551±0.009 D 16.0±0.2 0.630±0.008 F 1.0 0.039 G 1.0 0.039 H 0.22±0.04 0.009±0.002 I 0.10 0.004 J 0.5 (T.P.) 0.020 (T.P.) K 1.0±0.2 0.039±0.008 L 0.5±0.2 0.039±0.009 M 0.17±0.03 0.007±0.009 M 0.17±0.03 0.007±0.001 N 0.10 0.004 P 1.45 0.057 Q 0.125±0.075 0.005±0.003 R 5°±5° 5°±5° S 1.7 MAX. 0.067 MAX.	ITEM	MILLIMETERS	INCHES
$\begin{array}{cccccccccccccccccccccccccccccccccccc$			
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		10,010.2	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	В	14.0±0.2	0.551 +0.009
F 1.0 0.039 G 1.0 0.039 H 0.22 ^{+0.05} _{-0.04} 0.009±0.002 I 0.10 0.004 J 0.5 (T.P.) 0.020 (T.P.) K 1.0±0.2 0.039 ^{+0.009} _{-0.008} L 0.5±0.2 0.020 ^{+0.008} _{-0.009} M 0.17 ^{+0.03} _{-0.07} 0.007 ^{+0.001} _{-0.003} N 0.10 0.004 P 1.45 0.057 Q 0.125±0.075 0.005±0.003 R 5°±5° 5°±5°	С	14.0±0.2	0.551+0.009
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	D	16.0±0.2	0.630±0.008
H 0.22+0.05 0.009±0.002 I 0.10 0.004 J 0.5 (T.P.) 0.020 (T.P.) K 1.0±0.2 0.039+0.009 L 0.5±0.2 0.020+0.008 M 0.17+0.03 0.007+0.001 N 0.10 0.004 P 1.45 0.057 Q 0.125±0.075 0.005±0.003 R 5°±5° 5°±5°	F	1.0	0.039
1	G	1.0	0.039
J 0.5 (T.P.) 0.020 (T.P.) K 1.0±0.2 0.039 +0.008 -0.008 L 0.5±0.2 0.020 +0.009 -0.009 M 0.17 +0.03 -0.07 -0.003 -0.003 0.007 +0.001 -0.003 N 0.10 -0.004 -0.005 -0.005 -0.005 -0.003 Q 0.125±0.075 -0.005±0.003 -0.005 -0.003 R 5°±5° -0.005 -0.005 -0.005 -0.003 -0.005 -0.003	Н	0.22+0.05	0.009±0.002
K 1.0±0.2 0.039±0.009 -0.008 L 0.5±0.2 0.020±0.009 -0.009 M 0.17±0.03 -0.07 0.007±0.001 -0.003 N 0.10 0.004 -0.057 Q 0.125±0.075 0.005±0.003 -0.005±0.003 R 5°±5° 5°±5°	ı	0.10	0.004
L 0.5±0.2 0.020 ^{+0.008} M 0.17 ^{+0.03} 0.007 ^{+0.001} N 0.10 0.004 P 1.45 0.057 Q 0.125±0.075 0.005±0.003 R 5°±5° 5°±5°	J	0.5 (T.P.)	0.020 (T.P.)
M 0.17+0.03 0.007+0.001 N 0.10 0.004 P 1.45 0.057 Q 0.125±0.075 0.005±0.003 R 5°±5° 5°±5°	К	1.0±0.2	$0.039^{+0.009}_{-0.008}$
N 0.10 0.004 P 1.45 0.057 Q 0.125±0.075 0.005±0.003 R 5°±5° 5°±5°	L	0.5±0.2	0.020+0.008
P 1.45 0.057 Q 0.125±0.075 0.005±0.003 R 5°±5° 5°±5°	М	0.17+0.03	0.007 +0.001
Q 0.125±0.075 0.005±0.003 R 5°±5° 5°±5°	N	0.10	0.004
R 5°±5° 5°±5°	Р	1.45	0.057
	Q	0.125±0.075	0.005±0.003
S 1.7 MAX. 0.067 MAX.	R	5°±5°	5°±5°
	S	1.7 MAX.	0.067 MAX.


P100GC-50-7EA-2

120-pin plastic QFP (28 x 28) (units: mm)



P120GD-80-5BB-3

120 PIN CERAMIC WQFN



NOTE

Each lead centerline is located within 0.08 mm (0.003 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
Α	27.3±0.27	1.075±0.011
В	24.5	0.965
С	24.5	0.965
D	27.3±0.27	1.075±0.011
E	1.94	0.076
F	2.14	0.084
G	3.57 MAX.	0.141 MAX.
I	0.51±0.10	0.020±0.004
_	0.08	0.003
J	0.8	0.031
К	1.0±0.15	0.039+0.007
Q	C0.3	C0.012
R	2.05	0.081
S	2.05	0.081
Τ	R3.0	R0.118
U	12.0	0.472
U1·	1.5	0.059
U2	1.0	0.039
Υ	C1.0	C0.039
Z	0.10	0.004



10. RECOMMENDED SOLDERING CONDITIONS

The conditions listed below shall be met when soldering the μ PD78P356.

For details of the recommended soldering conditions, refer to our document *SMD Surface Mount Technology Manual* (IEI-1207).

Please consult with our sales offices in case any other soldering process is used, or in case soldering is done under different conditions.

Table 10-1 Soldering Conditions for Surface-Mount Devices (1)

 μ PD78P356GC-7EA: 100-pin plastic QFP (14 \times 14 mm)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak package's surface temperature: 235 °C Reflow time: 30 seconds or less (at 210 °C or more) Maximum allowable number of reflow processes: 2 Exposure limit Note: 7 days (10 hours of pre-baking is required at 125 °C afterward.) <cautions> (1) Do not start reflow-soldering the device if its temperature is higher than the room temperature because of a previous reflow soldering. (2) Do not use water for flux cleaning before a second reflow soldering.</cautions>	IR35-107-2
VPS	Peak package's surface temperature: 215 °C Reflow time: 40 seconds or less (at 200 °C or more) Maximum allowable number of reflow processes: 2 Exposure limit ^{Note} : 7 days (10 hours of pre-baking is required at 125 °C afterward.) <cautions> (1) Do not start reflow-soldering the device if its temperature is higher than the room temperature because of a previous reflow soldering. (2) Do not use water for flux cleaning before a second reflow soldering.</cautions>	VP15-107-2
Wave soldering	Solder temperature: 260 °C or less Flow time: 10 seconds or less Number of flow process: 1 Preheating temperature: 120 °C max. (measured on the package surface) Exposure limitNote: 7 days (10 hours of pre-baking is required at 125 °C afterward.)	WS60-107-1
Partial heating method	Terminal temperature: 300 °C or less Flow time: 3 seconds or less (for each side of device)	_

Note Exposure limit before soldering after dry-pack package is opened.

Storage conditions: Temperature of 25 °C and maximum relative humidity at 65 % or less

Caution Do not apply more than a single process at once, except for "Partial heating method."



Table 10-2 Soldering Conditions for Surface-Mount Devices (2)

 μ PD78P356GD-5BB: 120-pin plastic QFP (28 imes 28 mm)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak package's surface temperature: 235 °C Reflow time: 30 seconds or less (at 210 °C or more) Maximum allowable number of reflow processes: 2 Exposure limit Note: 7 days (36 hours of pre-baking is required at 125 °C afterward.) <cautions> (1) Do not start reflow-soldering the device if its temperature is higher than the room temperature because of a previous reflow soldering. (2) Do not use water for flux cleaning before a second reflow soldering.</cautions>	IR35-367-2
VPS	Peak package's surface temperature: 215 °C Reflow time: 40 seconds or less (at 200 °C or more) Maximum allowable number of reflow processes: 2 Exposure limit Note: 7 days (36 hours of pre-baking is required at 125 °C afterward.) <cautions> (1) Do not start reflow-soldering the device if its temperature is higher than the room temperature because of a previous reflow soldering. (2) Do not use water for flux cleaning before a second reflow soldering.</cautions>	VP15-367-2
Wave soldering	Solder temperature: 260 °C or less Flow time: 10 seconds or less Number of flow process: 1 Preheating temperature: 120 °C max. (measured on the package surface) Exposure limit Note: 7 days (36 hours of pre-baking is required at 125 °C afterward.)	WS60-367-1
Partial heating method	Terminal temperature: 300 °C or less Flow time: 3 seconds or less (for each side of device)	_

Note Exposure limit before soldering after dry-pack package is opened.

Storage conditions: Temperature of 25 °C and maximum relative humidity at 65 % or less

Caution Do not apply more than a single process at once, except for "Partial heating method."



APPENDIX A TOOLS

A.1 DEVELOPMENT TOOLS

The following tools are provided for developing a system that uses the $\mu PD78P356$:

Language processor

78K/III series relocatable assembler (RA78K/III)	macro functions, i A structured-prog description of prog	This relocatable program can be used for all 78K/III series emulators. With its macro functions, it allows the user to improve program development efficiency. A structured-programming assembler is also provided, which enables explicit description of program control structures. This assembler could improve productivity in program production and maintenance.					
	Host machine	os	Distribution media	Part number			
	PC-9800 series	MS-DOS™	3.5-inch 2HD	μS5A13RA78K3			
			5.25-inch 2HD	μS5A10RA78K3			
	IBM PC/ATTM or	PC DOSTM	3.5-inch 2HC	μS7B13RA78K3			
	compatibles		5.25-inch 2HC	μS7B10RA78K3			
	HP9000 series 700 TM	HP-UXTM	DAT	μS3P16RA78K3			
	SPARCstation TM	SunOSTM	Cartridge tape	μS3K15RA78K3			
	NEWSTM	NEWS-OSTM	(QIC-24)	μS3R15RA78K3			
78K/III series C compiler (CC78K/III)	converts program	s written in C lan When the compi	all 78K/III series emulat guage into object codes ler is used, the 78K/III needed.	executable on the			
	Host machine			Part number			
		OS	Distribution media				
	PC-9800 series	MS-DOS	3.5-inch 2HD	μS5A13CC78K3			
			5.25-inch 2HD	μS5A10CC78K3			
	IBM PC/AT or	PC DOS	3.5-inch 2HC	μS7B13CC78K3			
	compatibles		5.25-inch 2HC	μS7B10CC78K3			
	HP9000 series 700	HP-UX	DAT	μS3P16CC78K3			
	SPARCstation	SunOS	Cartridge tape	μS3K15CC78K3			
	Of Altostation 1	Odiloo	1	μοσιτισσστοιτο			

Remark It is guaranteed that the relocatable assembler and C compiler run only under the OSs on the corresponding host machines described above.



Connections between development tools and target devices

Development tool Target device		Emulation probe and EPROM product	Conversion adapter	Conversion socket or conversion adapter
GC package	IE-78350-R and	EP-78355GC-R		EV-9500GC-100
(100-pin QFP)	IE-78355-R-EM1	EP-78355GD-R	EV-9501GC-100	
		μΡD78P356KP (120-pin WQFN)		
GD package (120-pin QFP)	IE-78350-R and IE-78355-R-EM1	EP-78355GD-R		EV-9200GD-120
		μΡD78P356KP (120-pin WQFN)		

PROM programming tools

Hardware	PG-1500	optional program a puter containing PF	The PG-1500 PROM programmer is used together with an accessory board and optional program adapter. It allows the user to program a single chip microcomputer containing PROM independently or from a host machine. The PG-1500 can be used to program typical 256K-bit to 4M-bit PROMs.					
	PA-78P356GC PA-78P356GD PA-78P356KP	PROM programme PA-78P356GC : PA-78P356GD :	Programmer adapter for writing programs to the μPD78P356A. Used with a PROM programmer such as the PG-1500. PA-78P356GC: For μPD78P356GC PA-78P356GD: For μPD78P356GD PA-78P356KP: For μPD78P356KP					
Software	PG-1500 controller	This program enab		nine to control the PG-150	0 through the serial			
		Host machine	OS	Distribution media	- Part number			
		PC-9800 series	MS-DOS	3.5-inch 2HD	μS5A13PG1500			
				5.25-inch 2HD	μS5A10PG1500			
		IBM PC/AT or	PC DOS	3.5-inch 2HC	μS7B13PG1500			
		compatibles		5.25-inch 2HC	μS7B10PG1500			

Remark It is guaranteed that the PG-1500 controller runs only under the OSs on the corresponding host machines described above.




Debugging tools (when the IE controller is used)

Hardware	IE-78350-R	In-circuit emulator for developing and debugging an application system. For debugging, connect the emulator to the host machine.				
	IE-78355-R-EM1	I/O emulation board for emulating peripheral hardware such as the I/O ports of the target device.				
	EP-78355GC-R	Emulation probe for connecting the IE-78350-R to the target system, used for the 100-pin QFP of the μ PD78P356. The EV-9500GC-100 conversion adapter is supplied with the emulation probe, to connect the target system.				
	EV-9500GC-100					
	EP-78355GD-R	Emulation probe for connecting the IE-78350-R to the target system, used for the 120-				
	EV-9200GD-120	pin QFP of the μ PD78P356. The EV-9200GD-120 conversion socket is supplied with the emulation probe, to connect the target system. By connecting this emulation probe to the optional 100-pin QFP conversion adapter, EV-9501GC-100, the 100-pin QFP of the μ PD78356 can be developed. To connect the target system, however, also use the optional EV-9500GC-100 conversion adapter.				
	EV-9501GC-100					
	+ EV-9500GC-100					
Software IE-78350-R control program		, ,		to control the IE-78350-fon ensures more efficie	R from the host machine. Its nt debugging.	
	(IE controller)					
		Host machine	os	Distribution media	Part number	
		PC-9800 series	MS-DOS	3.5-inch 2HD	μS5A13IE78355	
				5.25-inch 2HD	μS5A10IE78355	
		IBM PC/AT or	PC DOS	3.5-inch 2HC	μS7B13IE78355	
		compatibles		5.25-inch 2HC	μS7B10IE78355	

Remark It is guaranteed that the IE controller runs only under the OSs on the corresponding host machines described above.



Development tool configuration (when the IE controller is used)



Note The conversion socket or conversion adapter is supplied with the emulation probe.

2. In this figure, a 3.5-inch floppy disk is shown as an example distribution medium for the software. Remarks 1. The PG-1500 can be directly connected to the host machine via the RS-232-C interface.



Debugging tools (when the integrated debugger is used) (1/2)

Hardware	IE-78350-R-EM-ANote		In-circuit emulator for developing and debugging an application system. For debugging, connect the emulator to the host machine.	
			Emulation board for emulating peripheral hardware such as the I/O ports of the target device.	
			I/O emulation board for emulating peripheral hardware such as the I/O ports of the target device.	
	EP-78355GC-R		Emulation probe for connecting the IE-784000-R to the target system, used for the 100-pin QFP of the μ PD78P356. One EV-9500GC-100 conversion adapter	
		EV-9500GC-100	is provided for connection to the target system.	
	EP-78355GD-R		Emulation probe for connecting the IE-784000-R to the target system, used for the 120-pin QFP of the μ PD78P356. The EV-9200GD-120 conversion socket is	
		EV-9200GD-120	supplied with the emulation probe, to connect the target system. By connecting this emulation probe to the optional 100-pin QFP conversion adapter, EV-	
		EV-9501GC-100 + EV-9500GC-100	9501GC-100, the 100-pin QFP of the μPD78356 can be developed. To connect the target system, however, also use the optional EV-9500GC-100 conversion adapter.	
	IE-70000-98-IF-B		Interface adapter and cable when the PC-9800 series computer (other than a notebook) is used as the host machine.	
	IE-70000-98N-IF		Interface adapter and cable when a PC-9800 series notebook is used as the host machine.	
	IE-70000-PC-IF-B		Interface adapter and cable when the IBM PC/AT is used as the host machine.	
	IE-78000-R-SV3Note		Interface board when the EWS is used as the host machine.	

Note Under development




Debugging tools (when the integrated debugger is used) (2/2)

Software	Integrated debugger (ID78K/III)Note	Program for controlling the in-circuit emulator for the 78K/III series. The integrated debugger (ID78K/III) is used together with the device file (DF78355).				
		Debugging can be performed for the source program written in C, structured assembly language, or assembly language. The ID78K/III can display various information simultaneously on the host machine screen divided into multiple areas. This ensures efficient debugging.				
·		Host machine		Distribution media	Part number	
			OS			
		PC-9800 series	MS-DOS + Windows TM	3.5-inch 2HD	μSAA13ID78K3	
	compatible (Japanese			5.25-inch 2HD	μSAA10ID78K3	
		compatibles (Japanese Windows)	PC DOS + Windows	3.5-inch 2HC	μSAB13ID78K3	
				5.25-inch 2HC	μSAB10ID78K3	
				3.5-inch 2HC	μSBB13ID78K3	
of Management of		,		5.25-inch 2HC	μSBB10ID78K3	
	Device file (DF78355)Note	File which contains the device-specific information. The device file (DF78355) is used together with the assembler (RA78K/III), C compiler (CC78K/III), or integrated debugger (ID78K/III).				
		Host machine	os	Distribution media	Part number	
		PC-9800 series	MS-DOS	3.5-inch 2HD	μS5A13DF78355	
				5.25-inch 2HD	μS5A10DF78355	
		IBM PC/AT or compatibles	PC DOS	3.5-inch 2HC	μS7B13DF78355	
				5.25-inch 2HC	μS7B10DF78355	

Note Under development

Remark It is guaranteed that the integrated debugger and device file run only under the OSs on the corresponding host machines described above.

Development tool configuration (when the integrated debugger is used)



Remarks 1. In this figure, a 3.5-inch floppy disk is shown as an example distribution medium of software.

2. In this figure, a desk-top personal computer is shown as an example host machine.

63



A.2 EMBEDDED SOFTWARE

To improve the efficiency of program development and simplify the maintenance of systems incorporating this microcomputer, the following embedded software is provided.

Real-time OS

Real-time OS (RX78K/III) ^{Note}	applications that r the idling CPU for RX78K/III provide The RX78K/III pac	This operating system was designed to provide a multitasking environment for control applications that require real-time processing. System performance is improved by using the idling CPU for other processing. RX78K/III provides system calls that conform to µITRON specifications. The RX78K/III package provides the RX78K/III nucleus and a tool (Configurator) that is used for creating multiple information tables.			
	Host machine			Part number	
	nost machine	os	Distribution media	- Cartionioo	
	PC-9800 series	MS-DOS	3.5-inch 2HD	Undecided	
			5.25-inch 2HD	Undecided	
	IBM PC/AT or	PC DOS	3.5-inch 2HC	Undecided	
	compatibles		5.25-inch 2HC	Undecided	

Note Under development

Caution Before purchasing this software, complete the purchase application sheet and sign the software license agreement.

Remark To use the RX78K/III real-time operating system, the optional RA78K/III assembler package is required.



Fuzzy inference development support system


Tool for creating fuzzy knowledge data (FE9000, FE9200)	This program supports the input/editing and simulation of fuzzy knowledge data (fuzzy rules and membership functions).			
	Host machine	os	Distribution media	Part number
	PC-9800 series	MS-DOS	3.5-inch 2HD	μS5A13FE9000
			5.25-inch 2HD	μS5A10FE9000
	IBM PC/AT or	PC DOS	3.5-inch 2HC	μS7B13FE9200
	compatibles	+ Windows	5.25-inch 2HC	μS7B10FE9200
Translator (FT78K3) ^{Note}	' "	•	dge data, obtained using the purce program for RA78K/II	• •
	Host machine		<u> </u>	Part number
		os	Distribution media	
	PC-9800 series	MS-DOS	3.5-inch 2HD	μS5A13FT78K3
			5.25-inch 2HD	μS5A10FT78K3
	IBM PC/AT or	PC DOS	3.5-inch 2HC	μS7B13FT78K3
	compatibles		5.25-inch 2HC	μS7B10FT78K3
Fuzzy inference module (FI78K/III) ^{Note}	This program pe Translator.	rforms fuzzy inferenc	e by linking the fuzzy know	rledge data converted by
	Host machine			Part number
		os	Distribution media	
	PC-9800 series	MS-DOS	3.5-inch 2HD	μS5A13FI78K3
		5.25-inch 2HD	μS5A10Fl78K3	
	IBM PC/AT or	PC DOS	3.5-inch 2HC	μS7B13FI78K3
	compatibles		5.25-inch 2HC	μS7B10Fl78K3
Fuzzy inference debugger (FD78K/III)	1	upports the evaluation upports the evaluation upports the evaluation upports the evaluation in the eva	on and adjustment of fuzzy emulator.	knowledge data at the
	Host machine	Part number		
	Trost macrimo	os	Distribution media	
	PC-9800 series	MS-DOS	3.5-inch 2HD	μS5A13FD78K3
			5.25-inch 2HD	μS5A10FD78K3
	IBM PC/AT or	PC DOS	3.5-inch 2HC	μS7B13FD78K3
	compatibles		3.3-11011 2110	MOTE TO TOTAL


Note Under development




★ APPENDIX B DRAWINGS OF THE CONVERSION ADAPTER

Fig. B-1 Drawings of the Conversion Adapter (EV-9500GC-100) (Reference)










EV-9500GC-100-G0

Fig. B-2 Drawings of the Conversion Adapter (EV-9501GC-100) (Reference)







EV-9501GC-100-G0




APPENDIX C DRAWINGS OF THE CONVERSION SOCKET AND RECOMMENDED PATTERN ON BOARDS

Caution Although the part number is EV-9200GD-120, number EV-9200G-120 is marked on the part.


Fig. C-1 Drawings of the Conversion Socket (EV-9200GD-120) (Reference)

Based on EV-9200G-120 (1) Package drawing (in mm)



		EV-9200G-120-G0
ITEM	MILLIMETERS	INCHES
Α	32.3	1.272
В	27.6	1.087
С	27.6	1.087
D	32.3	1.272
E	4-C 3.0	4-C 0.118
F	0.8	0.031
G	11.0	0.433
Н	29.3	1.154
1	32.0	1.26
J	11.0	0.433
K	29.3	1.154
L	32.0	1.26
М	8.0	0.315
N	7.8	0.307
0	2.5	0.098
Р	2.0	0.079
a	0.35±0.1	0.014+0.004
R	φ2.3	φ0.091
S	ø1.5	φ0.059

Fig. C-2 Recommended Pattern on Boards for the Conversion Socket (EV-9200GD-120) (Reference)



EV-9200G-120-P1



[MEMO]

Cautions on CMOS Devices

(1) Countermeasures against static electricity for all MOSs

Caution When handling MOS devices, take care so that they are not electrostatically charged.

Strong static electricity may cause dielectric breakdown in gates. When transporting or storing MOS devices, use conductive trays, magazine cases, shock absorbers, or metal cases that NEC uses for packaging and shipping. Be sure to ground MOS devices during assembling. Do not allow MOS devices to stand on plastic plates or do not touch pins.

Also handle boards on which MOS devices are mounted in the same way.

(2) CMOS-specific handling of unused input pins

Caution Hold CMOS devices at a fixed input level.

Unlike bipolar or NMOS devices, if a CMOS device is operated with no input, an intermediate-level input may be caused by noise. This allows current to flow in the CMOS device, resulting in a malfunction. Use a pull-up or pull-down resistor to hold a fixed input level. Since unused pins may function as output pins at unexpected times, each unused pin should be separately connected to the VDD or GND pin through a resistor.

If handling of unused pins is documented, follow the instructions in the document.

(3) Statuses of all MOS devices at initialization

Caution The initial status of a MOS device is unpredictable when power is turned on.

Since characteristics of a MOS device are determined by the amount of ions implanted in molecules, the initial status cannot be determined in the manufacture process. NEC has no responsibility for the output statuses of pins, input and output settings, and the contents of registers at power on. However, NEC assures operation after reset and items for mode setting if they are defined.

When you turn on a device having a reset function, be sure to reset the device first.

QTOP is a trademark of NEC Corporation.

MS-DOS and Windows are trademarks of Microsoft Corporation.

PC/AT and PC DOS are trademarks of IBM Corporation.

HP9000 Series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

SunOS is a trademark of Sun Microsystems, Inc.

NEWS and NEWS-OS are trademarks of SONY Corporation.

TRON stands for The Realtime Operating system Nucleus.

ITRON stands for Industrial TRON.

The export of these products from Japan is regulated by the Japanese government. The export of some or all of these products may be prohibited without governmental license. To export or re-export some or all of these products from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

License not needed : μ PD78P356KP-S

The customer must judge the need for license : μ PD78P356GC-7EA and μ PD78P356GD-5BB

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customer must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices in "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact NEC Sales Representative in advance.

Anti-radioactive design is not implemented in this product.