

MOS INTEGRATED CIRCUIT μ PD78P238

8 BIT SINGLE-CHIP MICROCOMPUTER

The μ PD78P238 is an 8-bit single-chip microcomputer produced by replacing the mask ROM in the μ PD78238 with one-time PROM or EPROM. Since a user program can be written on the one-time PROM or EPROM, this microcomputer is suitable for the evaluation of the system to be developed and small production.

The following user's manual describes the details of the functions of the μ PD78P238. Be sure to read it before designing an application system.

μPD78234 Series User's Manual, Hardware: IEU-718 78K/II Series User's Manual, Instruction : IEU-754

FEATURES

- Compatible with the μ PD78234 or the μ PD78238
- Built-in EPROM
 - μPD78P238KF
- : Reprogrammable (suitable for system evaluation)
- μPD78P238GC/GJ/LQ: Programmable only once (suitable for small production)
- QTOPTM microcomputer

Remark The QTOP microcomputer is a single-chip microcomputer with a built-in one-time PROM that is totally supported by NEC. The support includes writing application programs, marking, screening, and verification.

ORDERING INFORMATION

Part number	r Package	Internal ROM	
μPD78P238GC-3E	B9 80-pin plastic QFP (14 \times 14	mm) One-time PROM	
μ PD78P238GC- \times	\times 3B9 80-pin plastic QFP (14 \times 14	mm) One-time PROM (QTOP microcomputer)	*
μ PD78P238GJ-5B	3G 94-pin plastic QFP (20 \times 20	mm) One-time PROM	
μ PD78P238GJ- \times	\propto -5BG 94-pin plastic QFP (20 \times 20	mm) One-time PROM (QTOP microcomputer)	*
μ PD78P238LQ	84-pin plastic QFJ (1150 $ imes$	1150 mil) One-time PROM	
μ PD78P238LQ- \times	≪ 84-pin plastic QFJ (1150 ×	1150 mil) One-time PROM (QTOP microcomputer)	*
μ PD78P238KF	94-pin ceramic WQFN (20 >	(20 mm) EPROM	

Remark xxx: ROM code number

QUALITY GRADE

Standard

Please refer to *Quality Grades on NEC Semiconductor Devices* (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.


In this document, the word "PROM" refers to both one-time PROM and EPROM.

The information in this document is subject to change without notice.

Document No. IC-2607B (0. D. No. IC-8030B) Date Published January 1994 P Printed in Japan

Major changes in this revision are indicated by stars (★) in the margins.

DIAGRAM OF 78K/II PRODUCT DEVELOPMENT






FUNCTIONS

ltem		Function				
Number of basic instructions (mnemonics)		65				
Minimum instruction execution time		333 ns (at 12 MHz)				
Internal memory size	PROM	32K bytes				
	RAM	1024 bytes				
Address space		1M bytes				
Number of I/O pins		Input ports : 16 Pull-up resistor provided I/O ports : 36 (to be specified by software): 42 inputs LED operable : 24 outputs Transistor operable: 8 outputs Output ports : 12				
General register		8 bits × 8 × 4 banks (memory mapping)				
Timer/counter		16-bit timer/counter Timer register × 1 Capture register × 1 Compare register × 2 Pulse output possible Toggled output PWM/PPG output One-shot pulse output				
		8-bit timer/counter 1 Pulse output possible Timer register × 1 (Real-time output: 4 bits × 2) Compare register × 1				
		8-bit timer/counter 2 Pulse output possible Timer register × 1 (Toggled output PWM/PPG output) Compare register × 2 8-bit timer/counter 3				
		Timer register × 1 Compare register × 1				
PWM output function		12-bit resolution × 2 channels				
Serial interface		UART : 1 channel (baud rate generator contained) Clock synchronous serial I/O : 1 channel				
A/D converter	ruvu.	8-bit resolution × 8 channels				
D/A converter		8-bit resolution × 2 channels				
Interrupt function		19 sources (external: 7, internal: 12) and BRK instruction 2 priority levels (programmable) Two types of interrupt processing modes (vectored interrupt function and macro service function)				
Instruction set		16-bit arithmetic/logical instructions Multiply/divide instructions (8 bits × 8 bits, 16 bits + 8 bits) Bit manipulation instructions BCD correction instructions, etc.				
Package		94-pin ceramic WQFN (20 × 20 mm) 80-pin plastic QFP (14 × 14 mm) 94-pin plastic QFP (20 × 20 mm) 84-pin plastic QFJ (1150 × 1150 mil)				


PIN CONFIGURATION (TOP VIEW)

(1) Normal operation mode


80-pin plastic QFP (14 × 14 mm)



94-pin plastic QFP (20 × 20 mm) 94-pin ceramic WQFN (20 × 20 mm)



84-pin plastic QFJ (1150 x 1150 mil)



P00-P07	: Port 0	A8-A19	: Address bus
P10-P17	: Port 1	\overline{RD}	: Read strobe
P20-P27	: Port 2	\overline{WR}	: Write strobe
P30-P37	: Port 3	WAIT	: Wait
P40-P47	: Port 4	ASTB	: Address strobe
P50-P57	: Port 5	REFRO	: Refresh request
P60-P67	: Port 6	RESET	: Reset
P70-P77	: Port 7	X1, X2	: Crystal
TO0-TO3	: Timer output	MODE	: Mode
CI	: Clock input	ANI0-ANI7	: Analog input
RxD	: Receive data	ANO0, ANO	1:Analog output
TxD	: Transmit data	AVREF1-AVREF	3 : Reference voltage
SCK	: Serial clock	AVDD	: Analog power supply
ASCK	: Asynchronous serial clock	AVss	: Analog ground
SB0	: Serial bus	VDD	: Power supply
SI	: Serial input	Vss	: Ground
so	: Serial output	NC	: No connection


PWM0, PWM1: Pulse width modulation output

NMI : Non-maskable interrupt INTP0-INTP5 : Interrupt from peripherals

AD0-AD7 : Address/data bus

(2) PROM programming mode

80-pin plastic QFP (14×14 mm)




Caution L : Connect these pins separately to the Vss pins through pull-down resistors.

Vss : To be connected to the ground.

Open: Nothing should be connected on these pins.

RESET: Set a low-level input.

94-pin plastic QFP (20 × 20 mm) 94-pin ceramic WQFN (20 × 20 mm)




Caution L : Connect these pins separately to the Vss pins through pull-down resistors.

Vss : To be connected to the ground.

Open: Nothing should be connected on these pins.

RESET: Set a low-level input.

84-pin plastic QFJ (1150 × 1150 mil)



Caution L : Connect these pins separately to the Vss pins through pull-down resistors.

Vss : To be connected to the ground.

Open: Nothing should be connected on these pins.

RESET: Set a low-level input.

VPP: Programming power supply

RESET: Reset

A0-A14: Address bus

D0-D7 : Data bus

CE: Chip enable


OE: Output enable

V_{DD}: Power supply


Vss: Ground



EXAMPLE OF SYSTEM CONFIGURATION (LASER BEAM PRINTER)



INTERNAL BLOCK DIAGRAM





CONTENTS

1.	DIFFERENCES BETWEEN THE μ PD78P238 AND μ PD78234/ μ PD78238	14
2.	PIN FUNCTIONS	15
	2.1 PORT PINS	15
	2.2 NON-PORT PINS	16
	2.3 PROM PROGRAMMING MODE	17
	2.3.1 List of Pin Functions	17
	2.3.2 Pin Functions	
	2.4 MEMORY MAPPING IN THE μ PD78P238	19
3.	PROGRAMMING IN THE μ PD78P238	20
	3.1 OPERATING MODE	
	3.2 PROCEDURE FOR WRITING ON PROM	
	3.3 PROCEDURE FOR READING FROM PROM	23
4.	ERASURE CHARACTERISTICS ONLY FOR THE μ PD78P238KF	24
5.	PROTECTIVE FILM COVERING THE ERASURE WINDOW ONLY FOR	
	THE μPD78P238KF	24
6.	SCREENING ONE-TIME PROM PRODUCTS	24
7.	ELECTRICAL SPECIFICATIONS	25
8.	PACKAGE DRAWINGS	45
9.	RECOMMENDED SOLDERING CONDITIONS	49
ΑP	PENDIX A DEVELOPMENT TOOLS	50
A D	DENDLY D. DELATED DOCUMENTO	E 4

1. DIFFERENCES BETWEEN THE μ PD78P238 AND μ PD78234/ μ PD78238

The μ PD78P238 is produced by replacing the mask ROM in the μ PD78238 with PROM on which data can be written. The functions of the μ PD78P238 are the same as those of the μ PD78238 except for the PROM specification such as writing and verification, and except that a ROM-less operation cannot be performed. Setting the internal memory select register (IMS) allows the PROM specification and the functions, except for the ROM-less operation, of the μ PD78P238 to be the same as those of the μ PD78234. Table 1-1 shows the differences between these products.

For the details of the CPU function and built-in hardware, refer to $\mu PD78234$ User's Manual, Hardware or other manuals.

Table 1-1 Differences between the μ PD78P238 and μ PD78234/ μ PD78238

ltem	ltem μPD78P238		μPD78234	
Internal program memory	32K-byte PROM 16K bytes can also be selected by the IMS register.	32K-byte mask ROM	16K-byte mask ROM	
Built-in RAM	1024 bytes: 640 bytes can also be selected by the IMS register.	1024 bytes	640 bytes	
ROM-less operation	Impossible	Possible by setting the MODE pin to high.		
Package	80-pin plastic QFP (14 × 14 94-pin plastic QFP (20 × 20 84-pin plastic QFJ (1150 × 1 94-pin ceramic WQFN (20 × 20 mm)	0 × 20 mm) 150 × 1150 mil)		



2. PIN FUNCTIONS

2.1 PORT PINS

Pin	I/O	Dual-function	Function				
P00-P07	0	_	Port 0 (P0):				
			Functions as a real-time output port (4 bits \times 2). Can drive a transistor.				
P10	1/0	PWM0	Port 1 (P1): Inputs and outputs can be specified bit by bit.				
P11		PWM1	The use of the pull-up resistors can be specified by so pins in the input mode together.	ftware for the			
P12-P17			Can drive LED.				
P20	1	NMI	Port 2 (P2):				
P21		INTP0	P20 does not function as a general port (nonmaskable				
P22]	INTP1	However, the input level can be checked in an interrup routine.	t service			
P23	7	INTP2/CI	The use of the pull-up resistors can be specified by software for pins				
P24	1	INTP3	P22 to P27 (in units of 6 bits).				
P25]	INTP4/ASCK					
P26		INTP5					
P27		SI					
P30	1/0	RxD	Port 3 (P3):				
P31	1	TxD	Inputs and outputs can be specified bit by bit.				
P32	1	SCK	The use of the pull-up resistors can be specified by sol pins in the input mode together.	tware for the			
P33		SO/SB0					
P34-P37		TO0-TO3					
P40-P47	1/0	AD0-AD7	Port 4 (P4): Inputs and outputs can be specified in units of 8 bits. The use of the pull-up resistors can be specified by software in units of 8 bits.	Can drive LED.			
P50-P57	I/O	A8-A15	Port 5 (P5): Inputs and outputs can be specified bit by bit. The use of the pull-up resistors can be specified by software for the pins in the input mode together.				
P60-P63	0	A16-A19	Port 6 (P6):				
P64	1/0	RD	Inputs and outputs can be specified for P64-P67 bit by bit. The use of the pull-up resistors can be specified by software for pins P64 to P67 in the input mode together. Port 7 (P7)				
P65		WR					
P66		WAIT					
P67		REFRQ					
P70-P77	ı	ANIO-ANI7					



2.2 NON-PORT PINS

Pin	1/0	Function	Dual-function
T00-T03	0	Timer output	P34-P37
CI	ı	Input of a count clock for an 8-bit timer/counter 2	P23/INTP2
RxD	1	Serial data input (UART)	P30
TxD	0	Serial data output (UART)	P31
ASCK	1	Baud rate clock input (UART)	P25/INTP4
SB0	I/O	Serial data I/O (SBI)	P33/SO
SI	ı	Serial data input (three-wire serial I/O)	P27
so	0	Serial data output (three-wire serial I/O)	P33/SB0
SCK	1/0	Serial clock I/O (SBI, three-wire serial I/O)	P32
NMI	1	External interrupt request	P20
INTP0			P21
INTP1			P22
INTP2			P23/CI
INTP3			P24
INTP4			P25/ASCK
INTP5			P26
AD0-AD7	I/O	Time multiplexing address/data bus (for connecting external memory)	P40-P47
A8-A15	0	High-order address bus (for connecting external memory)	P50-P57
A16-A19	0	High-order address bus during address expansion (for connecting external memory)	P60-P63
RD	0	Strobe signal output for reading the contents of external memory	P64
WR	0	Strobe signal output for writing on external memory	P65
WAIT	1	Wait signal insertion	P66
ASTB	0	Latch timing output of time multiplexing address (A0-A7) (for connecting external memory)	-
REFRQ	0	Refresh pulse output to external pseudostatic memory	P67
RESET	1	Chip reset	_
X1	ŀ	Crystal input for system clock generation	_
X2	-	(A clock pulse can also be input to the X1 pin.)	
MODE	I	Specification of PROM operation Normally, low-level input	-
ANI0-ANI7		Analog voltage inputs for the A/D converter	P70-P77
ANO0, ANO1	0	Analog voltage outputs for the D/A converter	_
AVREF1	_	Application of A/D converter reference voltage	_
AVREF2, AVREF3		Application of D/A converter reference voltage	
AVDD		Positive power supply for the A/D converter	7
AVss		Ground for the A/D converter	7
V _{DD}		Positive power supply	7
Vss		Ground	
NC		Not connected internally	



2.3 PROM PROGRAMMING MODE ($V_{PP} \ge 5 \text{ V}$, $\overrightarrow{RESET} = L$)

2.3.1 List of Pin Functions

Pin	1/0	Function
VPP	-	Setting the µPD78P238 to the PROM programming mode: High-voltage apply pin for writing or verifying a program
RESET	ı	PROM programming mode
A0 - A14		Address bus
D0 - D7	1/0	Data bus
CE	1	PROM enable input or program pulse input
ŌĒ		Read strobe input to PROM
V _{DD}	_	Positive power supply
Vss		Ground



2.3.2 Pin Functions

(1) VPP (Programming power supply): Input

Input pin for setting the μ PD78P238 to the PROM programming mode. When the input voltage on this pin is 5 V or more and when RESET input goes low, the μ PD78P238 the PROM programming mode. When $\overline{\text{CE}}$ is made low for VPP = 12.5 V and $\overline{\text{OE}}$ = high, program data on D0 to D7 can be written into the internal PROM cell selected by A0 to A14.

(2) RESET: Input

Input pin for setting the μ PD78P238 to the PROM programming mode. When input on this pin is low, and when the input voltage on the V_{PP} pin goes 5 V or more, the μ PD78P238 enters the PROM programming mode.

(3) A0 to A14 (Address bus): Input

Address bus that selects an internal PROM address (0000H to 7FFFH)

(4) D0 to D7 (Data bus): I/O

Data bus through which a program is written on or read from internal PROM

(5) CE (Chip enable): Input

This pin inputs the enable signal from internal PROM. When this signal is active, a program can be written or read.

(6) OE (Output enable): Input

This pin inputs the read strobe signal to internal PROM. When this signal is made active for \overline{CE} = low, a one-byte program in the internal PROM cell selected A0 to A14 can be read onto D0 to D7.

(7) VDD

Positive power supply pin

(8) Vss

Ground potential pin



2.4 MEMORY MAPPING IN THE μ PD78P238

The μ PD78P238 contains 32K-byte PROM and 1024-byte RAM. It differs a little in memory mapping from the μ PD78234. To eliminate the difference, the μ PD78P238 is provided with the memory-size change function to make part of internal memory unused by software.

A memory-size change register (IMS) is used to change the size of memory. To map memory into the μ PD78P238 in the same way as the μ PD78P234, be sure to write on this register immediately after resetting the μ PD78P238.

Writing on the IMS register is enabled by an 8-bit manipulation instruction. Fig. 2-1 shows the format of the register.

RESET input changes the size of memory in the μ PD78P238 to FFH (the same size of memory as that in the μ PD78238).




Fig. 2-1 Memory-Size Change Register (IMS)

Caution The μ PD78234 and μ PD78238 are not provided with this register. However, the write instruction to the register does not influence their operations.



3. PROGRAMMING IN THE μ PD78P238

The program memory in the μ PD78P238 is an electrically writable PROM of 32768 × 8 bits. Use the MODE/ VPP and RESET pins to set the μ PD78P238 to the PROM programming mode when programming on the PROM. Other unused pins are handled as shown in pin configuration (2).

The μPD78P238 provides programming characteristics compatibility with the μPD27C256A^{Note}.

* Note The μ PD27C256A is not provided with the 100- μ s program-pulse mode.

3.1 OPERATING MODE

When 5 V or more is applied to the MODE/VPP pin and when a low-level pulse is applied to the $\overline{\text{RESET}}$ pin, the $\mu\text{PD78P238}$ enters the PROM programming mode. This mode varies to each operating mode shown in Table 3-1 according to how to set the $\overline{\text{CE}}$ and $\overline{\text{OE}}$ pins.

Setting the μ PD78P238 to the read mode enables it to read the contents of PROM.

Pin RESET Mode CE D0 to D7 MODE/VPP V_{DD} OE Program write L +6 V L Н Data input +12.5 V L Program verify Н Data output Program inhibit Н High impedance Н Read +5 V +5 V L L Data output Output disable L Н High impedance Н L/H Standby High impedance

Table 3-1 Operating Modes for Programming on PROM

Caution Do not set both $\overline{\text{CE}}$ and $\overline{\text{OE}}$ to L when MODE/V_{PP} is set to +12.5 V and V_{DD} to +6 V.



3.2 PROCEDURE FOR WRITING ON PROM

The following is a procedure for writing on PROM. Data can be written at high speed.

- (1) Always set the RESET pin to low. Apply +5 V to the MODE/VPP pin. Connect other unused pins as shown in pin configuration (2).
- (2) Apply +6 V to the VDD pin and +12.5 V to the MODE/VPP pin.
- (3) Set an initial address.
- (4) Input write data.
- (5) Input a 1 ms program pulse (active low) to the CE pin.
- (6) Verify mode: If data are written, go to step (8); if not, repeats steps (4) to (6). If no data are written yet after they are repeated 25 times, go to step (7).
- (7) Assume the device to be defective and stop write operation.
- (8) Input write data and a program pulse of (number of times steps (4) to (6) were repeated) × 3 ms (additional writing).
- (9) Increment the address.
- (10) Repeat steps (4) to (9) until the address exceeds the last address.

Fig. 3-1 is a timing chart of these steps (2) to (8).

Fig. 3-1 PROM Write/Verify Timing Chart





Fig. 3-2 Flowchart of Procedure for Writing




3.3 PROCEDURE FOR READING FROM PROM

The contents of PROM can be read out to the external data bus (D0 to D7) in the following steps:

- (1) Always set the RESET pin to low. Apply +5 V to the MODE/VPP pin. Connect other unused pins as shown in pin configuration (2).
- (2) Apply +5 V to the VDD and VPP pins.
- (3) Input the address of data to be read into the A0 to A14 pins.
- (4) Read mode
- (5) Output the data on the D0 to D7 pins.

Fig. 3-3 is a timing chart of these steps (2) to (5).

Fig. 3-3 PROM Read Timing Chart





4. ERASURE CHARACTERISTICS ONLY FOR THE μ PD78P238KF

The programmed data (FFH) of the μ PD78P238KF can be erased by exposure to light with a wavelength less than approx. 400 nm.

To erase the contents of program memory in the μ PD78P238KF, expose the erasure window to ultraviolet light with the wavelength of 254 nm. The amount of light required to completely erase the contents of program memory is a minimum of 15 W·s/cm² (intensity of ultraviolet light × erasing time). It takes about 15 to 20 minutes to expose the erasure window to a 12,000 μ W/cm² ultraviolet lamp. It may, however, take more time due to the fallen performance of this ultraviolet lamp, dirt on the package window, or suchlike. Note that the μ PD78P238KF should be placed less than 2.5 cm from the ultraviolet lamp during erasure. In addition, if a filter is attached to the ultraviolet lamp, remove the filter before erasure.

5. PROTECTIVE FILM COVERING THE ERASURE WINDOW ONLY FOR THE μ PD78P238KF

The erasure window should be covered with a protective film when not erasing the contents of EPROM to prevent erroneously erasing the contents of memory by exposure to light other than that of the lamp for erasing the contents of the EPROM, and to prevent internal circuits other than the EPROM from malfunctioning due to the light.

6. SCREENING ONE-TIME PROM PRODUCTS

NEC cannot execute a complete test of one-time PROM products (μ PD78P238GC-3B9, μ PD78P238GJ-5BG, and μ PD78P238LQ) due to their structure before shipment. It is recommended that you screen (verify) PROM products after writing necessary data into them and storing them at 125 °C for 24 hours.

NEC offers a charged service called QTOP microcomputer service. This service includes writing to one-time PROM, marking, screening, and verification.

Ask your sales representative for details.



7. ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS (Ta = 25 °C)

Parameter	Symbol	Conditions	Rating	Unit
Supply voltage	VDD		-0.5 to +7.0	V
	AVDD		AVss to Vpp +0.5	V
	AVss		-0.5 to +0.5	V
Input voltage	Vıı		-0.5 to Vpp +0.5	V
	Vı2	MODE/V _{PP} and P21/INTP0/A9 pins in the PROM programming mode	-0.5 to +13.5	V
Output voltage	Vo		-0.5 to V _{DD} +0.5	V
Low-level output current	lor	1 pin	15	mA
		Total of all output pins	100	mA
High-level output current	Іон	1 pin	-10	mA
		Total of all output pins	-50	mA
A/D converter reference input voltage	AVREF1		-0.5 to V _{DD} +0.3	٧
D/A converter reference	AVREF2		-0.5 to V _{DD} +0.3	V
input voltage	AV _{REF3}		-0.5 to V _{DD} +0.3	V
Operating temperature	Topt		-40 to +85	.c
Storage temperature	Tstg		-65 to +150	°C

Caution Absolute maximum ratings are rated values beyond which some physical damages may be caused to the product; if any of the parameters in the table above exceeds its rated value even for a moment, the quality of the product may deteriorate. Be sure to use the product within the rated values.

OPERATING CONDITIONS

Clock frequency	Operating temperature (Topt)	Supply voltage (VDD)
4 MHz ≤ fxx ≤ 12 MHz	−40 to +85 °C	+5.0 V ±10 %

CAPACITANCE (Ta = 25 °C, VDD = Vss = 0 V)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Input capacitance	Cı	f = 1 MHz			20	pF
Output capacitance	Со	0 V on pins other than measured			20	pF
I/O capacitance	Сю	pins			20	pF



OSCILLATOR CHARACTERISTICS ($T_a = -40 \text{ to } +85 \text{ °C}$, $V_{DD} = +5 \text{ V} \pm 10 \text{ %}$, $V_{SS} = 0 \text{ V}$)

Resonator	Recommended circuit	Parameter	Min.	Max.	Unit
Ceramic resonator or crystal	Vss X1 X2	Oscillator frequency (fxx)	4	12	MHz
External clock	X1 X2	X1 input frequency (fx)	4	12	MHz
		X1 input rising and falling times (txn, txr)	0	30	ns
	HCMOS inverter	X1 input high-level and low-level widths (twxH, twxL)	30	130	ns

Caution When the clock oscillator is used, conform to the following guidelines when wiring at the portions surrounded by dotted lines in the figure above to eliminate the influence of the wiring capacity.

- · The wiring must be as short as possible.
- Other signal lines must not run in these areas.
- Any line carrying a high fluctuating current must be kept away as far as possible.
- The grounding point of the capacitor of the oscillator must have the same potential as that of Vss. It must not be grounded to ground patterns carrying a large current.
- · No signal must be taken from the oscillator.



DC CHARACTERISTICS ($T_a = -40 \text{ to } +85 \text{ °C}$, $V_{DD} = AV_{DD} = +5 \text{ V} \pm 10 \text{ %, Vss} = AV_{SS} = 0 \text{ V}$)

Parameter	Symbol	С	onditions	Min.	Тур.	Max.	Unit
Low-level input voltage	VIL			0		8.0	٧
High-level input voltage	VIH1	Pins other than t	those shown in Note 1	2.2	-	VDD	٧
	V _{IH2}	Pins shown in	Note 1	0.8Vpp		Voo	٧
Low-level output voltage	V _{OL1}	loL = 2.0 mA				0.45	٧
	Vo _{L2}	lot = 8.0 mA No	ote 2			1.0	٧
High-level output voltage	Vон1	lон = −1.0 mA		V _{DD} - 1.0	**		٧
	V _{OH2}	Іон = -100 μΑ		V _{DD} - 0.5			٧
	Vонз	lон = −5.0 mA [№]	lote 3	2.0			٧
X1 low-level input current	lin.	$0 \text{ V} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{IL}}$				-100	μΑ
X1 high-level input current	Іін	V _{1H2} ≤ V ₁ ≤ V _{DD}				100	μΑ
Input leakage current	lu	$0 \text{ V} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{DD}}$				±10	μΑ
Output leakage current	ILO	0 V ≤ Vo ≤ Vod				±10	μΑ
Voo supply current	I _{DD1}	Operating mod	le, fxx = 12 MHz		20	40	mA
	IDD2	HALT mode, fx	x = 12 MHz		7	20	mA
Data retention voltage	VDDDR	STOP mode		2.5		5.5	٧
Data retention current	IDDDR	STOP mode	VDDDR = 2.5 V			10	μΑ
			VDDDR = 5 V ±10 %		ï	20	μΑ
Pull-up resistor	RL	V1 = 0 V		15	40	80	kΩ

Notes 1. Pins X1, X2, RESET, P20/NMI, P21/INTP0, P22/INTP1, P23/INTP2/CI, P24/INTP3, P25/INTP4/ASCK, P26/INTP5, P27/SI, P32/SCK, P33/SO/SB0, and MODE

- 2. Pins P10-P17, P40/AD0-P47/AD7, and P50/A8-P57/A15
- 3. Pins P00-P07



AC CHARACTERISTICS (T_a = -40 to +85 °C, V_{DD} = AV_{DD} = +5 V ± 10 %, Vss = AVss = 0 V)

Read/write operation (1/2)

Parameter	Symbol	Conditions	Min.	Max.	Unit
X1 input clock cycle time	tcyx		82	250	ns
Address setup time (referred to ASTB1)	tsast*		52		ns
Address hold time (referred to ASTBJ) Note	THSTA		25		ns
Address hold time (referred to RD1)	thra		30		ns
Address hold time (referred to WR1)	thwa		30		ns
Delay from address to RD↓	tdar*		129		ns
Address float time (referred to RD↓)	tfar*		11		ns
Delay from address to data input	toaid*	The number of wait cycles = 0		228	ns
Delay from ASTB↓ to data input	tostio*	The number of wait cycles = 0		181	ns
Delay from RD↓ to data input	tonio*	The number of wait cycles = 0		99	ns
Delay from ASTB↓ to RD↓	tostr*		• 52		ns
Data hold time (referred to RD1)	THRID		0		ns
Delay from RD↑ to address active	tora*		124		ns
Delay from RD↑ to ASTB↑	tons+*		124		ns
RD low-level width	twn.*	The number of wait cycles = 0	124		ns
ASTB high-level width	twsTH*		52		ns
Delay from address to WR↓	toaw*		129		ns
Delay from ASTB↓ to data output	товтор*			142	ns
Delay from WR↓ to data output	towoo			60	ns
Delay from ASTB↓ to WR↓	tostw1*	When refresh is inhibited	52		ns
	tostw2*	When refresh is allowed	129		ns
Data setup time (referred to WR1)	tsoowa*	The number of wait cycles = 0	146		ns
Data setup time (referred to WR↓)	tsoowr*	When refresh is allowed	22		ns
Data hold time (referred to WR1) Note	tнwop		20		ns
Delay from WR↑ to ASTB↑	towsr*		42		ns

Note The hold time includes the time for holding VoH and VoL on the load conditions of CL = 100 pF and RL = 2 k Ω .

- Remarks 1. The values listed in the above table are obtained when fxx = 12 MHz and C_L = 100 pF.
 - 2. See tcvx-dependent bus timing definition for additional information about the parameters with an asterisk in the symbol column.

*



Read/write operation (2/2)

Parar	neter	Symbol	Conditions	Min.	Max.	Unit
WR low-level w	idth	twwL1*	When refresh is inhibited The number of wait cycles = 0	196		ns
		tww.2*	When refresh is allowed The number of wait cycles = 0	114		ns
Delay from addres	s to WAIT↓ input	tdawt*			146	ns
Delay from ASTB	to WAIT↓ input	tostwr*			84	ns
Hold time from	ASTB↓ to WAIT	thstwt*	The number of external cycles = 1	174		ns
Delay from ASTE	l↓ to WAIT↑	tostwth*	The number of external cycles = 1		273	ns
Delay from RD↓	to WAIT↓ input	torwtl*			22	ns
Hold time from i	RD↓ to WAIT	thrwt*	The number of external cycles = 1	87		ns
Delay from RD↓	to WAIT↑	torwth*	The number of external cycles = 1		186	ns
Delay from WAIT	↑ to data input	towno*			62	ns
Delay from WAIT	↑ to WR↑	towtw*		154		ns
Delay from WAIT	↑ to RD↑	towrr*		72		ns
Delay from WR↓ (when refresh i		towwTL*			22	ns
Hold time from WR↓ to WAIT	When refresh is inhibited	thwwr1*	The number of external cycles = 1	87		ns
	When refresh is allowed	thwwr2*	The number of external cycles = 1	5		ns
Delay from WR↓ to WAIT↑	When refresh is inhibited	towwrH1*	The number of external cycles = 1	,,,,,	186	ns
	When refresh is allowed	towwrh2*	The number of external cycles = 1		104	ns
Delay from RD↑	to REFRQ↓	torrfo*		154		ns
Delay from WR↑	to REFRQ↓	towrfa*		72		ns
REFRQ low-leve	l width	twaraL*		120		ns
Delay from REFR	Q↑ to ASTB↑	torfost*		280		ns

Remarks 1. The values listed in the above table are obtained when fxx = 12 MHz and CL = 100 pF.

2. See tcvx-dependent bus timing definition for additional information about the parameters with an asterisk in the symbol column.



Serial operation

Parameter	Symbol		Conditions	Min.	Max.	Unit
Serial clock cycle time	tcysk	Input	External clock	1.0		μs
		Output	Internal clock divided by 16	1.3		μs
			Internal clock divided by 64	5.3		μs
Serial clock low-level width	twskL	Input	External clock	420		ns
		Output	Internal clock divided by 16	556		ns
			Internal clock divided by 64	2.5		μs
Serial clock high-level width	twskH	Input	External clock	420		ns
		Output	Internal clock divided by 16	556		ns
			Internal clock divided by 64	2.5		μs
SI, SB0 setup time (referred to SCK1)	tsssk			150		ns
SI, SB0 hold time (referred to SCKT)	thssk			400		ns
SO/SB0 output delay time (referred to SCK↓)	tosask1	1	push-pull output vire serial I/O mode)	0	300	ns
	tosask2	Open-d RL = 1 k	rain output (SBI mode), :Ω	0	800	ns
SB0 high hold time (referred to SCK1)	thsask	SBI mo	de	4		tcvx
SB0 low setup time (referred to SCK↓)	tssask			4		tcyx
SB0 low-level width	twsaL			4		tcvx
SB0 high-level width	twsвн		······································	4		tcvx

Remark The values listed in the above table are obtained when fxx = 12 MHz and C_L = 100 pF.



Other operations

Parameter	Symbol	Conditions	Min.	Max.	Unit
NMI low-level width	twniL		10		μs
NMI high-level width	twnih		10		μs
INTP0-INTP5 low-level width	twitt		24		tcyx
INTP0-INTP5 high-level width	twiтн		24		tcyx
RESET low-level width	twası		10		μs
RESET high-level width	twash		10		μs

External clock timing

Parameter	Symbol	Conditions	Min.	Max.	Unit
X1 input low-level width	twxL		30	130	ns
X1 input high-level width	twxн		30	130	ns
X1 input rising time	txn		0	30	ns
X1 input falling time	txF		0	30	ns
X1 input clock cycle time	tcyx		82	250	ns

A/D CONVERTER CHARACTERISTICS ($T_a = -40 \text{ to } +85 \text{ °C}$, $V_{DD} = AV_{DD} = +5 \text{ V} \pm 10 \text{ %, Vss} = AV_{SS} = 0 \text{ V}$)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Resolution			8			bit
Total error Note 1		4.0 V ≤ AV _{REF1} ≤ AV _{DD} T _a = −10 to +70 °C			0.4	%
		3.4 V ≤ AVREF1 ≤ AVDD			0.8	%
		4.0 V ≤ AVREF1 ≤ AVDD			0.6	%
Quantizing error					±1/2	LSB
Conversion time	tconv	When the FR bit in ADM is 0	360			tcyx
		When the FR bit in ADM is 1	240			tcyx
Sampling time	tsamp	When the FR bit in ADM is 0	72			tcvx
		When the FR bit in ADM is 1	48			tcvx
Analog input voltage	Vian		-0.3		AVREF1 + 0.3	V
Analog input impedance	RAN			1000		ΜΩ
Reference voltage	AV _{REF1}		3.4		AVDD	٧
AVREF current	Alref1	fxx = 12 MHz		1.5	3.0	mA
		Note 2		0.7	1.5	mA
AV _{DD} supply current	Alpp1	fxx = 12 MHz		1.4	3.0	mA
	Alpo2	Note 3		10	20	μΑ

- **Notes 1.** Quantizing error is excluded. The total error is represented in percent with respect to a full-scale value.
 - 2. When the CS bit in the ADM register is set to 0.
 - 3. When the CS bit in the ADM register is set to 0 in the STOP mode.



D/A CONVERTER CHARACTERISTICS ($T_a = -40 \text{ to } +85 \text{ °C}$, $AV_{REF2} = V_{DD} = AV_{DD} = +5 \text{ V} \pm 10 \text{ %}$, $AV_{REF3} = V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Resolution					8	bit
Total error		Load condition: 4 MΩ, 30 pF			0.4	%
		Load condition: 2 MΩ, 30 pF			0.6	%
		AVREF2 = $0.75V_{DD}$, AVREF3 = $0.25V_{DD}$ Load condition: $4 M\Omega$, 30 pF			0.6	%
		AVREF2 = $0.75V_{DD}$, AVREF3 = $0.25V_{DD}$ Load condition: $2 M\Omega$, $30 pF$			0.8	%
Settling time		Load condition: 2 MΩ, 30 pF			10	μs
Output resistor	Ro	Note		20		kΩ
Analog reference voltage	AV _{REF2}		0.75Vpp		VDD	V
Analog reference voltage	AV _{REF3}		0		0.25Vpp	٧
Reference supply input current	Alref2		0		5	mA
Reference supply input current	Alref3		5		0	mA

Note When DACS0 and DACS1 are set to 7FH.



tcyx-dependent bus timing definition (1/2)

Parameter	Symbol	Calculation formula	Min./Max.	12 MHz	Unit
X1 input clock cycle time	tcyx		Min.	82	ns
Address setup time (referred to ASTB\$)	tsast	tcyx - 30	Min.	52	ns
Delay from address to RD↓	tdar	2tcyx - 35	Min.	129	ns
Address float time (referred to RD↓)	tfar	tcvx/2 - 30	Min.	11	ns
Delay from address to data input	toaid	(4 + 2n)tcyx - 100	Max.	228 Note	ns
Delay from ASTB↓ to data input	tostip	(3 + 2n)tcvx - 65	Max.	181 Note	ns
Delay from RD↓ to data input	torio	(2 + 2n)tcvx - 64	Max.	100 Note	ns
Delay from ASTB↓ to RD↓	tostr	tcyx - 30	Min.	52	ns
Delay from RD↑ to address active	tora	2tcyx - 40	Min.	124	ns
Delay from RD↑ to ASTB↑	torst	2tcyx - 40	Min.	124	ns
RD low-level width	twaL	(2 + 2n)tcyx - 40	Min.	124 Note	ns
ASTB high-level width	twsтн	teyx - 30	Min.	52	ns
Delay from address to WR↓	toaw	2tcyx - 35	Min.	129	ns
Delay from ASTB↓ to data output	tostop	tcyx + 60	Max.	142	ns
Delay from ASTB↓ to WR↓	tostw1	tcvx - 30 (When refresh is inhibited)	Min.	52	ns
i	tostw2	2tcyx - 35 (When refresh is allowed)	Min.	129	ns
Data setup time (referred to WR1)	tsopwa	(3 + 2n)tcyx - 100	Min.	146 Note	ns
Data setup time (referred to WR↓)	tsopwf	tcvx - 60 (When refresh is allowed)	Min.	22	ns
Delay from WR↑ to ASTB↑	towst	tcyx - 40	Min.	42	ns
WR low-level width	twwL1	(3 + 2n)tcvx - 50 (When refresh is inhibited)	Min.	196 Note	ns
	twwL2	(2 + 2n)tcvx - 50 (When refresh is allowed)	Min.	114 Note	ns
Delay from address to WAIT↓ input	tdawt	3tcyx - 100	Max.	146	ns
Delay from ASTB↓ to WAIT↓ input	tostwr	2tcyx - 80	Max.	84	ns

Remark n represents the number of wait cycles.

Note When n = 0

7

*



tcvx-dependent bus timing definition (2/2)

Param	eter	Symbol	Calculation formula	Min./Max.	12 MHz	Unit
Hold time from A	ASTB↓ to	tнятwт	2Xtcvx + 10	Min.	174 Note	ns
Delay from ASTE	3↓ to WAIT↑	tostwth	2(1 + X)tcyx - 55	Max.	273 Note	ns
Delay from RD↓ t	o WAIT↓ input	TDRWTL	tcyx - 60	Max.	22	ns
Hold time from I	RD↓ to WAIT	THRWT	(2X - 1)tcyx + 5	Min.	87 Note	ns
Delay from RD↓ t	o WAIT↑ delay	tonwth	(2X + 1)tcyx - 60	Max.	186 Note	ns
Delay from WAIT	↑ to data input	towno	tcyx - 20	Max.	62	ns
Delay from WAIT	↑ to WR↑	towrw	2tcyx - 10	Min.	154	ns
Delay from WAIT	↑ to RD↑	TOWTR	tcyx - 10	Min.	72	ns
Delay from WR↓ (when refresh is		towwTL.	tcvx - 60	Max.	22	ns
Hold time from WR↓ to WAIT	When refresh is inhibited	thwwT1	(2X – 1)tcyx + 5	Min.	87 Note	ns
	When refresh is allowed	thwwT2	2(X - 1)tcvx + 5	Min.	5 Note	ns
Delay from WR↓ to WAIT↑	When refresh is inhibited	towwTH1	(2X +1)tcvx - 60	Мах.	186 Note	ns
	When refresh is allowed	towwthz	2Xtcvx - 60	Max.	104 Note	ns
Delay from RD↑	to REFRQ↓	torrea	2tcvx 10	Min.	154	ns
Delay from WR↑	to REFRQ↓	towara	tcyx - 10	Min.	72	ns
REFRQ low-leve	l width	twrfal	2tcyx - 44	Min.	120	ns
Delay from REFR	Q↑ to ASTB↑	torrost	4tcyx - 48	Min.	280	ns

Remarks 1. X: External wait cycle (1, 2, ...)

2. tcyx = 82 ns (fxx = 12 MHz)

3. n represents the number of wait cycles.

Note When X = 1




DATA RETENTION CHARACTERISTICS (Ta = -40 to +85 °C)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Data retention voltage	VDDDR	STOP mode	2.5		5.5	٧
Data retention current	loopa	VDDDR = 2.5 V			10	μΑ
		VDDDR = 5 V ±10 %			20	μА
Voo rising time	trvo		200			μs
V _{DD} falling time	trvo		200			μs
V _{DD} hold time (referred to STOP mode setting)	thvo		0			ms
STOP release signal input time	TOREL		0			ms
Oscillation settling wait time	twait	Crystal resonator	30			ms
		Ceramic resonator	5			ms
Low-level input voltage	ViL	Specified pins Note	0		0.1VDDDR	٧
High-level input voltage	ViH		0.9VDDDR		Voddr	٧

Note Pins RESET, MODE, P20/NMI, P21/INTP0, P22/INTP1, P23/INTP2/CI, P24/INTP3, P25/INTP4/ASCK, P26/INTP5, P27/SI, P32/SCK, and P33/SO/SB0


AC Timing Test Points






Timing Waveform

Read operation:




Write operation:




External WAIT Signal Input Timing

Read operation:




Write operation:






Timing Waveform for Refresh

Refresh after reading:




Refresh after writing:






Serial Operation

Three-wire serial I/O mode:




SBI Mode

Bus release signal transfer:





Command signal transfer:






Interrupt Input Timing






Reset Input Timing






External Clock Timing



Data Retention Timing





DC PROGRAMMING CHARACTERISTICS ($T_a = 25 \pm 5$ °C, $V_{PP} \ge 4.5$ V, $V_{SS} = 0$ V)

Parameter	Symbol	Symbol Note	Conditions	Min.	Тур.	Max.	Unit
High-level input voltage	ViH	ViH		2.4		VDDP + 0.3	٧
Low-level input voltage	Vil	VIL		-0.3		0.8	٧
Input leakage current	lue	lu	0 ≤ Vı ≤ VDDP			10	μΑ
11:	Vон1	Vон1	Іон = -400 μΑ	2.4			٧
High-level output voltage	V _{OH2}	Vo _{H2}	Іон = -100 μΑ	Vpp - 0.7			٧
Low-level output voltage	Vol	Vol	loL = 2.1 mA			0.45	٧
Output leakage current	lio		0 ≤ Vo ≤ VDDP, OE = VIH			10	μΑ
Voor supply voltage	Voor	Vcc	Program memory write mode	5.75	6.0	6.25	٧
			Program memory read mode	4.5	5.0	5.5	٧
VPP supply voltage	VPP	Vpp	Program memory write mode	12.2	12.5	12.8	٧
			Program memory read mode	,	VPP = VDD	Р	٧
Voor supply current	loo	Icc	Program memory write mode		5	30	mA
			Program memory read mode $\overline{CE} = V_{IL}$, $V_{I} = V_{IH}$		5	30	mA
V _{PP} supply current	lpp	Ірр	Program memory write mode $\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$		5	30	mA
			Program memory read mode		1	100	μΑ

Note Symbols for the corresponding μ PD27C256A



PROGRAM OPERATION

AC characteristics (Ta = 25 ± 5 °C, VPP \geq 4.5 V, VDD = 6 ± 0.25 V, VPP = 12.5 ± 0.3 V, Vss = 0 V)

Parameter	Symbol	Symbol Note	Conditions	Min.	Тур.	Max.	Unit
Address set up time (referred to CE↓)	İsac	tas		2			μs
OE high level hold time (referred to input data disable)	tною	toes		2			μs
Input data setup time (referred to CE↓)	tsioc	tos		2			μѕ
Address hold time (referred to CE1)	thca	tан		2			μs
Input data hold time (referred to CE1)	thcip	tон		2			μs
Output data hold time (referred to OE1)	tноор	tor		0		130	ns
V _{PP} setup time (referred to CE↓)	tsvpc	tvps		1			ms
Voor setup time (referred to CE↓)	tsvoc	tvcs		1			ms
Initial program pulse width	twL1	tpw		0.95	1.0	1.05	ms
Additional program pulse width	twL2	topw		2.85		78.75	ms
Delay from OE↓ to data output time	tpoop	toe				150	ns

Note Symbols for corresponding μ PD27C256A

READ OPERATION


AC characteristics (Ta = 25 ± 5 °C, VPP \geq 4.5 V, VDD = 5 ± 0.5 V, VPP = VDDP, Vss = 0 V)

Parameter	Symbol	Symbol Note 1	Conditions	Min.	Тур.	Max.	Unit
Delay from address to data output	tdaod	tacc	CE = OE = Vil			200	ns
Delay from CE↓ to data output	tocoo	tce	OE = Vil			200	ns
Delay from OE↓ to data output	tpoop	toe	CE = VIL			75	ns
Data hold time (referred to $\overline{\text{OE}\uparrow}$ or $\overline{\text{CE}\uparrow}$) Note 2	tнсоо	tor	CE = VIL or OE = VIL	0		60	ns
Data hold time (referred to address)	THAOD	tон	CE = OE = V _{IL}	0			ns

Notes 1. Symbols for the corresponding μ PD27C256A

2. throp is the time measured from when either $\overline{\text{OE}}$ or $\overline{\text{CE}}$ reaches Vih, whichever is faster.


PROM Write Mode Timing




Cautions 1. Voor must be applied before VPP, and must be cut after VPP.

2. Vpp including overshoot must not exceed +13 V.


PROM Read Mode Timing




8. PACKAGE DRAWINGS 80 PIN PLASTIC QFP (□14)



detail of lead end






NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

S80GC-65-3B9-3

ITEM	MILLIMETERS	INCHES
Α	17.2±0.4	0.677±0.016
В	14.0±0.2	0.551+0.009
С	14.0±0.2	0.551+0.009
D	17.2±0.4	0.677±0.016
F	0.8	0.031
G	0.8	0.031
Н	0.30±0.10	0.012+0.004
1	0.13	0.005
J	0.65 (T.P.)	0.026 (T.P.)
K	1.6±0.2	0.063±0.008
L	0.8±0.2	0.031+0.009
М	0.15 ^{+0.10} _{-0.05}	0.006+0.004
N	0.10	0.004
Р	2.7	0.106
Ω	0.1±0.1	0.004±0.004
S	3.0 MAX.	0.119 MAX.

94 PIN PLASTIC QFP (□20)




NOTE

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

		S94GJ-80-5BG-2
ITEM	MILLIMETERS	INCHES
Α	23.2±0.4	0.913+0.017
В	20.0±0.2	0.787+0.009
С	20.0±0.2	0.787+0.009
D	23.2±0.4	0.913+0.017
Fı	1.6	0.063
F ₂	0.8	0.031
G1	1.6	0.063
G2	0.8	0.031
Н	0.35±0.10	0.014+0.004
	0.15	0.006
J	0.8 (T.P.)	0.031 (T.P.)
K	1.6±0.2	0.063±0.008
L	0.8±0.2	0.031-0.009
М	0.15+0.10	0.006+0.004
N	0.12	0.005
Р	3.7	0.146
a	0.1±0.1	0.004±0.004
S	4.0 MAX.	0.158 MAX.

84 PIN PLASTIC QFJ (□1150 mil)





NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

		P84L-50A3-2
ITEM	MILLIMETERS	INCHES
Α	30.2±0.2	1.189±0.008
В	29.28	1.153
С	29.28	1.153
D	30.2±0.2	1.189±0.008
Е	1.94±0.15	0.076+0.007
F	0.6	0.024
G	4.4±0.2	0.173+0.009
Н	2.8±0.2	0.110+0.009
l	0.9 MIN.	0.035 MIN.
J	3.4	0.134
K	1.27 (T.P.)	0.050 (T.P.)
М	0.40±0.10	0.016+0.004
N	0.12	0.005
Р	28.20±0.20	1.110+0.009
Q	0.15	0.006
Т	R 0.8	R 0.031
U	0.20+0.10	0.008+0.004

94 PIN CERAMIC WQFN





X94KW-80A-1

NOTE

Each lead centerline is located within 0.08 mm (0.003 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
Α	20.0±0.4	0.787+0.017
В	18.0	0.709
С	18.0	0.709
D	20.0±0.4	0.787+0.017
E	1.94	0.076
F	2.14	0.084
G	4.064 MAX.	0.160 MAX.
Н	0.51±0.10	0.020±0.004
	0.08	0.003
J	0.8 (T.P.)	0.031 (T.P.)
K	1.0±0.2	$0.039^{+0.009}_{-0.008}$
Q	C 1.0	C 0.039
R	1.6	0.063
S	1.6	0.063
Т	R 1.75	0.069
U	11.5	0.453
W	0.75±0.2	0.030+0.008

9. RECOMMENDED SOLDERING CONDITIONS

The following conditions (see table below) must be met when soldering this product.

For the details of the recommended soldering conditions refer to our document *SMD Surface Mount Technology Manual* (IEI-1207).

Please consult with our sales offices in case other soldering process is used, or in case soldering is done under different conditions.

Table 9-1 Soldering Conditions for Surface-Mount Devices

(1) μ PD78P238GC-3B9: 80-pin plastic QFP (14 \times 14 mm)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak package's surface temperature: 230 °C Reflow time: 30 seconds or less (at 210 °C or more) Number of reflow processes: 1 Exposure limit: 2 days ^{Note} (16 hours of pre-baking is required at 125 °C afterward.)	IR30-162-1
VPS	Peak package's surface temperature: 215 °C Reflow time: 40 seconds or less (at 200 °C or more) Number of reflow processes: 1 Exposure limit: 2 days ^{Note} (16 hours of pre-baking is required at 125 °C afterward.)	VP15-162-1
Partial heating method	Terminal temperature: 300 °C or less Flow time: 3 seconds or less (for each side of device)	_

(2) μ PD78P238GJ-5BG: 94-pin plastic QFP (20 \times 20 mm)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak package's surface temperature: 230 °C Reflow time: 30 seconds or less (at 210 °C or more) Number of reflow processes: 1 Exposure limit: 7 days ^{Note} (10 hours of pre-baking is required at 125 °C afterward.)	IR30-107-1
VPS	Peak package's surface temperature: 215 °C Reflow time: 40 seconds or less (at 200 °C or more) Number of reflow processes: 1 Exposure limit: 7 days ^{Note} (10 hours of pre-baking is required at 125 °C afterward.)	VP15-107-1
Partial heating method	Terminal temperature: 300 °C or less Flow time: 3 seconds or less (for each side of device)	

(3) μ PD78P238LQ: 84-pin plastic QFJ (1150 \times 1150 mil)

Soldering process	Soldering conditions	Symbol
VPS	Peak package's surface temperature: 215 °C Reflow time: 40 seconds or less (at 200 °C or more)	VP15-107-1
•	Number of reflow processes: 1 Exposure limit: 7 days ^{Note} (10 hours of pre-baking is required at 125 °C afterward.)	
Partial heating method	Terminal temperature: 300 °C or less Flow time: 3 seconds or less (for each side of device)	_

Note Exposure limit before soldering after dry-pack package is opened.

Storage conditions: Temperature of 25 °C and maximum relative humidity at 65 % or less

Caution Do not apply more than a single process at once, except for "Partial heating method."

Notice -

Other versions of the products are available. For these versions, the recommended reflow soldering conditions have been mitigated as follows:

Higher peak temperature (235 °C), two-stage, and longer exposure limit.

Contact an NEC representative for details.



APPENDIX A DEVELOPMENT TOOLS

The following tools are prepared for developing a system that uses the μ PD78P238:

Software for language processing

RA78K/IINote 1, Note 2	Assembler package used for all 78K/II series products
CC78K/IINote 1, Note 2	C compiler package used for all 78K/II series products
CC78K/II-LNote 1, Note 2	C compiler library source file used for all 78K/II series products

PROM programming tools

PG-1500	PROM programmer
PA-78P238GC	Programmer adapter for connecting to the PG-1500
PA-78P238GJ	
PA-78P238KF	
PA-78P238LQ	
PG-1500 controllerNote 1	Control program for the PG-1500

Debugging tools

IE-78230-R-A IE-78230-R ^{Note 3}	In-circuit emulator used for all μPD78234 series products	
IE-78200-R-BK	Break board used for all 78K/II series products	
IE-78230-R-EM IE-78200-R-EM ^{Note 3}	Emulation board for evaluating μPD78234 series products	
EP-78230GC-R EP-78230GJ-R EP-78230LQ-R	Emulation probe used for all μPD78234 series products	
EV-9200G-94 EV-9200GC-80	Socket to be mounted on the circuit board of the user system. It is used for the 94-pin plastic QFP and 80-pin plastic QFP.	
EV-9900	Jig for removing the μPD78P238KF from the EV-9200G-94	
SD78K/II ^{Note} 1	Screen debugger for the IE-78230-R-A	
DF78230 ^{Note 1}	Device file for μPD78234 series products	

Real-time OS

	T	
RX78K/IINote 1, Note 2	Real-time OS used for all 78K/II series products	

- Notes 1. For the PC-9800 series (MS-DOSTM) or IBM PC/ATTM (PC DOSTM)
 - 2. For the HP9000 series 300TM (HP-UXTM), SPARCstationTM (Sun OSTM), or EWS-4800 seriesTM (EWS-UX/VTM)
 - 3. For maintenance only



Fuzzy inference development support system

FE9000 ^{Note 1}	Tool for creating fuzzy knowledge data
FT9080 ^{Note 1}	Translator
FI78K/II ^{Note} 1	Fuzzy inference module
FD78K/IINote 1, Note 4	Fuzzy inference debugger

- Notes 1. For the PC-9800 series (MS-DOSTM) or IBM PC/ATTM (PC DOSTM)
 - 2. For the HP9000 series 300TM (HP-UXTM), SPARCstationTM (Sun OSTM), or EWS-4800 seriesTM (EWS-UX/VTM)
 - 3. For maintenance only
 - 4. Under development


Remark Refer to the 78K/II Series Development Tools Selection Guide (EF-231) for development tools manufactured by third parties.



★ DRAWINGS OF THE CONVERSION SOCKET (EV-9200G-94) AND RECOMMENDED PATTERN ON BOARDS (UNIT: mm)

Fig. A-1 Drawings of the EV-9200G-94 (Reference)


Based on EV-9200G-94
(1) Package drawing (in mm)



		EV-9200G-94-G0
ITEM	MILLIMETERS	INCHES
Α	25.0	0.984
В	20.35	0.801
С	20.35	0.801
۵	25.0	0.984
Εı	4-C 2.8	4-C 0.11
E2	C 1.5	C 0.059
F	0.8	0.031
G	11.0	0.433
I	22.0	0.866
l	24.7	0.972
j	5.0	0.197
K	22.0	0.866
L	24.7	0.972
Δ	8.0	0.315
Z	7.8	0.307
0	2.5	0.098
Р	2.0	0.079
Q	1.35	0.053
R	0.35±0.1	0.014+0.004
s	ø 2.3	ø0.091
Т	ø1.5	ø0.059

Fig. A-2 Recommended Pattern on Boards for the EV-9200G-94 (Reference)

Based on EV-9200G-94 (2) Pad drawing (in mm)



EV-9200G-94-P0

ITEM	MILLIMETERS	INCHES
А	25.7	1.012
В	21.0	0.827
С	$0.8\pm0.02 \times 23=18.4\pm0.05$	$0.031^{+0.002}_{-0.001} \times 0.906 = 0.724^{+0.003}_{-0.002}$
D	$0.8\pm0.02\times23=18.4\pm0.05$	$0.031^{+0.002}_{-0.001} \times 0.906 = 0.724^{+0.003}_{-0.002}$
Е	21.0	0.827
F	25.7	1.012
G	11.00±0.08	0.433 ^{+0.004} _{-0.003}
Н	5.00±0.08	0.197 ^{+0.003} _{-0.004}
ļ	0.5±0.02	$0.02^{+0.001}_{-0.002}$
J	\$\phi_2.36\pmu_0.03\$	\$\phi_{0.093^{+0.001}_{-0.002}}\$
K	φ1.57±0.03	\$\phi_0.062^{+0.001}_{-0.002}\$

Caution Dimensions of mount pad for EV-9200 and that for target device (QFP) may be different in some parts. For the recommended mount pad dimensions for QFP, refer to "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (IEI-1207).



* APPENDIX B RELATED DOCUMENTS

Documents related to the device

Document name μPD78234 Series User's Manual, Hardware 78K/II Series User's Manual, Instruction		Document No. IEU-718 IEU-754			
			78K/II Series Application Note	Basic	IEA-607
				Application	1EA-700
	Floating-Point Arithmetic Operation Programs	IEA-686			
78K/II Series Selection Guide		IF-304			
78K/II Series Instruction Set		IEM-5102			
μPD78234 Series Special Function Registers		IEM-5515			

Documents related to development tools (user's manual)

Document name		Document No.
RA78K Series Assembler Package	Operation	EEU-809
	Language	EEU-815
RA78K Series Structured Assembler Preprocessor		EEU-817
CC78K Series C Compiler	Operation	EEU-656
	Language	EEU-655
CC78K Series Library Source File		EEU-777
PG-1500 PROM Programmer		EEU-651
PG-1500 Controller		EEU-704
IE-78230-R-A In-Circuit Emulator		EEU-789
IE-78230-R In-Circuit Emulator	Hardware	EEU-682
	Software	EEU-685
SD78K/II Screen Debugger Tutorial		EEU-841
	Reference	EEU-813
78K/II Series Development Tools Selection Guide		EF-231

Caution The above documents may be revised without notice. Use the latest versions when you design an application system.



Documents related to software to be incorporated into the product (user's manual)

Document name		Document No.
RX78K/II Real Time OS	Tutorial	EEU-910
	Installation	EE7-884
	Debugger	EEU-895
	Technical	EEU-885
Tool for Creating Fuzzy Knowledge Data		EEU-829
78K/0, 78K/II, and 87AD Series Fuzzy Inference Development Support System	Translator	EEU-862
78K/II Series Fuzzy Inference Development Support System	Fuzzy Inference Module	EEU-860
78K/II Series Fuzzy Inference Debugger		EEU-917

Other documents

Document name	Document No.
QTOP Microcomputer Pamphlet	1B-5040
Package Manual	IEI-1213
SMD Surface Mount Technology Manual	IEI-1207
Quality Grades on NEC Semiconductor Devices	IEI-1209
NEC Semiconductor Device Reliability/Quality Control System	IEM-1203
Electrostatic Discharge (ESD) Test	MEM-1201
Guide to Quality Assurance for Semiconductor Devices	MEI-1202

Caution The above documents may be revised without notice. Use the latest versions when you design an application system.

[MEMO]

Cautions on CMOS Devices

(1) Countermeasures against static electricity for all MOSs

Strong static electricity may cause dielectric breakdown in gates. When transporting or storing MOS devices, use conductive trays, magazine cases, shock absorbers, or metal cases that NEC uses for packaging and shipping. Be sure to ground MOS devices during assembling. Do not allow MOS devices to stand on plastic plates or do not touch pins.

Also handle boards on which MOS devices are mounted in the same way.

2 CMOS-specific handling of unused input pins

Caution Hold CMOS devices at a fixed input level.

Unlike bipolar or NMOS devices, if a CMOS device is operated with no input, an intermediate-level input may be caused by noise. This allows current to flow in the CMOS device, resulting in a malfunction. Use a pull-up or pull-down resistor to hold a fixed input level. Since unused pins may function as output pins at unexpected times, each unused pin should be separately connected to the VDD or GND pin through a resistor.

If handling of unused pins is documented, follow the instructions in the document.

3 Statuses of all MOS devices at initialization

Caution The initial status of a MOS device is unpredictable when power is turned on.

Since characteristics of a MOS device are determined by the amount of ions implanted in molecules, the initial status cannot be determined in the manufacture process. NEC has no responsibility for the output statuses of pins, input and output settings, and the contents of registers at power on. However, NEC assures operation after reset and items for mode setting if they are defined.

When you turn on a device having a reset function, be sure to reset the device first.

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

The devices listed in this document are not suitable for use in aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intend to use NEC devices for above applications or they intend to use "Standard" quality grade NEC devices for applications not intended by NEC, please contact our sales people in advance.

Application examples recommended by NEC Corporation

Standard: Computer, Office equipment, Communication equipment, Test and Measurement equipment, Machine tools, Industrial robots, Audio and Visual equipment, Other consumer products, etc.

Special: Automotive and Transportation equipment, Traffic control systems, Antidisaster systems, Anticrime systems, etc.

M4 92.6

QTOP is a trademark of NEC Corporation.

EWS-4800 series and EWS-UX/V are trademarks of NEC Corporation.

MS-DOS is a trademark of Microsoft Corporation.

PC/AT and PC DOS are trademarks of IBM Corporation.

SPARCstation is a trademark of SPARC International, Inc.

Sun OS is a trademark of Sun Microsystems, Inc.

HP9000 series 300 and HP-UX are trademarks of Hewlett-Packard Company.