

**8 BIT SINGLE-CHIP MICROCOMPUTER**

The  $\mu$ PD78P138 is produced by replacing the mask ROM of the  $\mu$ PD78138 with PROM. ★

There are two types of internal PROM: one-time PROM in which data can be written once, and EPROM to which programs can be re-written after previously written programs have been erased.

One-time PROM products are suited for system evaluation in development, manufacture of small quantities of multiple products, and early stage start-up of applications.

The EPROM versions of the  $\mu$ PD78P138 are not intended for use in mass-produced products; they do not have reliability high enough for such purposes. Their use should be restricted to functional evaluation in experiment or trial manufacture.

The reader should also refer to the publications on the  $\mu$ PD78134A,  $\mu$ PD78136, and  $\mu$ PD78138.

**FEATURES**

- The pins are compatible with the  $\mu$ PD78134A,  $\mu$ PD78136, or  $\mu$ PD78138.
- Internal PROM: 32768  $\times$  8 bits
- Size of the internal memory can be changed.
- PROM programming characteristics: compatible with the  $\mu$ PD27C256A

**ORDERING INFORMATION**

Part number	Package	Internal ROM	Quality grade
$\mu$ PD78P138GF-3B9	80-pin plastic QFP	One-time PROM	Standard
$\mu$ PD78P138K	80-pin LCC with a window	EPROM	Not applied

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.


In this manual, the description of the PROM is for both a one-time PROM and EPROM.

The information in this document is subject to change without notice.

PIN CONFIGURATION (TOP VIEW)


80-pin plastic QFP

(1) Normal operation mode



P00-P07	: Port 0	CTI00, CTI10, CTI11:	Capture trigger input
P10-P17	: Port 1	CLR0, CLR1	: Timer clear input
P20-P27	: Port 2	PTO00-PTO02,	: Programmable timer input
P30-P37	: Port 3	PTO10, PTO11	
P40-P47	: Port 4	NMI	: Nonmaskable interrupt
P50-P57	: Port 5	INTP0-INTP2	: Interrupt from peripherals
P60-P67	: Port 6	SI	: Serial input
P70, P71	: Port 7	SO	: Serial output
PWM0, PWM1:	Pulse width modulation output	SB0	: Serial bus
CLO	: Clock output	SCK	: Serial clock
ANI0-ANI7	: Analog input	AD0-AD7	: Address data
AV <sub>REF</sub>	: Reference voltage	A8-A15	: Address
AV <sub>SS</sub>	: Analog V <sub>ss</sub>	$\overline{RD}$	: Read
X1, X2	: Crystal	$\overline{WR}$	: Write
$\overline{RESET}$	: Reset	ASTB	: Address strobe
		$\overline{EA}$	: External access


(2) PROM programming mode



A0-A14: Address       $\overline{CE}$ : Chip enable  
 D0-D7 : Data         $\overline{OE}$ : Output enable  
 PROG : Program

- Cautions**
1. L : Connect these pins separately to the Vss pins through pull-down resistors.
  2. Vss : To be connected to the ground.
  3. Open: Nothing should be connected on these pins.

BLOCK DIAGRAM



**CONTENTS**

1.	PIN FUNCTIONS .....	7
1.1	PORT PINS .....	7
1.2	NON-PORT PINS (IN NORMAL OPERATION MODE) .....	9
1.3	NON-PORT PINS (PROM PROGRAMMING MODE) .....	10
1.4	INPUT/OUTPUT CIRCUITS AND CONNECTION OF UNUSED PINS .....	11
2.	DIFFERENCES BETWEEN PROM PRODUCTS AND MASK ROM PRODUCTS .....	13
2.1	DIFFERENCES BETWEEN THE μPD78P138 AND μPD78134A/μPD78136/μPD78138 .....	13
★ 2.2	DIFFERENCES BETWEEN THE μPD78138 SERIES AND μPD78134 .....	14
3.	PROM PROGRAMMING .....	16
3.1	PROM PROGRAMMING OPERATING MODE .....	16
3.2	CONNECTION OF UNUSED PINS IN THE PROM PROGRAMMING MODE .....	17
3.3	PROCEDURE FOR WRITING ON PROM .....	18
3.4	PROCEDURE FOR READING FROM PROM .....	19
4.	ERASURE CHARACTERISTICS ONLY FOR THE μPD78P138K .....	19
5.	PROTECTIVE FILM COVERING THE ERASURE WINDOW ONLY FOR THE μPD78P138K .....	19
6.	ELECTRICAL SPECIFICATIONS .....	20
7.	PACKAGE DIMENSIONS .....	37
★ 8.	RECOMMENDED SOLDERING CONDITIONS .....	39
	APPENDIX DEVELOPMENT TOOLS .....	40

1. PIN FUNCTIONS

1.1 PORT PINS

Pin name	I/O	Dual-function pin( ) Note	Function
P00-P07	O	(A0-A7)	Port 0 (P0) : Can be specified to output or high impedance 8 bits by 8 bits. Also function as a real-time output port.
P10-P17	I/O	-	Port 1 (P1) : Can be specified to input or output bit by bit. Can directly drive LED. Software pull-up resistor (P10-P17) can be built in.
P20	I	NMI(PROG)	Port 2 (P2) : Also function as external interrupt pins or various trigger pins. Software pull-up resistor (P22-P27) can be built in.
P21		INTP0(A9)	
P22		INTP1	
P23		INTP2	
P24		CTI10	
P25		CTI00	
P26		CTI11	
P27		CLR1	
P30	I/O	PTO00	Port 3 (P3) : P30-P33, P36, P37: I/O port (Can be specified to input or output bit by bit.) P34, P35: Input port Also function as various control pins. Software pull-up resistor (P30-P37) can be built in.
P31		PTO01	
P32		PTO02	
P33		PTO11	
P34	I	CLR0	
P35		SI	
P36	I/O	SO/SB0	
P37		SCK	
P40-P47	I/O	AD0-AD7 (D0-D7)	Port 4 (P4) : Can be specified to input or output 8 bits by 8 bits. Also function as address/data bus for when external memory is connected. Software pull-up resistor (P40-P47) can be built in.
P50	I/O	A8(A8)	Port 5 (P5) : Can be specified to input or output bit by bit. Also function as address output bus for when external memory is connected. Software pull-up resistor (P50-P57) can be built in.
P51		A9	
P52-P56		A10-A14 (A10-A14)	
P57		A15	

**Note** Pins in parentheses indicate the pins used in the PROM programming mode.

Pin name	I/O	Dual-function pin( ) <b>Note</b>	Function
P60-P63	O	-	Port 6 (P6) : Also function as control signal pin for when external memory is connected. Software pull-up resistor (P64-P67) can be built in.
P64	I/O	$\overline{RD}(\overline{OE})$	
P65		$\overline{WR}(\overline{CE})$	
P66-P67		-	
P70-P71	I/O	-	Port 7 (P7) : Can be specified to input or output 2 bits by 2 bits. Software pull-up resistor (P70, P71) can be built in.

**Note** Pins in parentheses indicate the pins used in the PROM programming mode.



1.2 NON-PORT PINS (IN NORMAL OPERATION MODE)

Pin name	I/O	Dual-function pin( ) Note	Function
PWM0, PWM1	O	-	Super timer unit PWM output
ANI0-ANI7	I	-	Analog voltage input to A/D converter
AV <sub>REF</sub>		-	Reference voltage input to A/D converter
AV <sub>SS</sub>		-	Ground potential of A/D converter
NMI	I	P20 (PROG)	Non-maskable interrupt request input. Either rising edge or falling edge can be selected via mode register (INTM0).
INTP0	I	P21 (A9)	External interrupt request input . Rising edge, falling edge, or rising and falling edges can be selected via mode register (INTM0).
INTP1	I	P22	External interrupt request input. Rising edge or rising and falling edges can be selected via mode register (INTM0)
INTP2		P23	
SI	I	P35	Serial data input (3-wire serial I/O mode)
SO	I/O	P36/SB0	Serial data output (3-wire serial I/O mode)
SB0	I/O	P36/SO	Serial data input (SBI mode)
SCK	I/O	P37	Serial clock input/output
CTI00	I	P25	Super timer unit capture trigger input
CTI10		P24	
CTI11		P26	
CLR0	I	P34	Super timer unit timer clear signal input
CLR1		P27	
PTO00	I/O	P30	Super timer unit timer output
PTO01		P31	
PTO02		P32	
PTO10	O	-	
PTO11	I/O	P33	
AD0-AD7	I/O	P40-P47 (D0-D7)	Time multiplexing address/data bus for when external memory is connected
A8	I/O	P50(A8)	Address output port for when external memory is connected
A9		P51	
A10-A14		P52-P56 (A10-A14)	
A15		P57	
$\overline{RD}$	O	P64( $\overline{OE}$ )	Strobe signal output for reading external memory
$\overline{WR}$	O	P65( $\overline{CE}$ )	Strobe signal output for writing external memory
ASTB	O	CLO	Timing signal output that externally latches address data for accessing external memory

**Note** Pins in parentheses indicate the pins used in the PROM programming mode.

Pin name	I/O	Dual-function pin Note	Function
CLO	O	ASTB	Clock output
$\overline{EA}$	I	$V_{PP}$	External expansion function control input
X1	I	-	Crystal connection for system clock signal oscillation. Input the externally supplied clock signal to X1 and input its inverted phase to X2.
X2	-		
RESET	I	-	System reset input. Contains an analog delay noise reduction circuit.
$V_{DD}$		-	Positive power supply
$V_{SS}$		-	GND potential

**Note** Pins in parentheses indicate the pins used in the PROM programming mode.

### 1.3 NON-PORT PINS (PROM PROGRAMMING MODE)

Pin name	I/O	Dual-function pin	Function
A0-A7	I	P00-P07	Address input
A8		P50/A8	
A9		P21/INTP0	
A10-A14		P52-P56/ A10-A14	
D0-D7	I/O	P40-P47/ AD0-AD7	Data I/O
$\overline{CE}$	I	P65/ $\overline{WR}$	Program pulse input
$\overline{OE}$	I	P64/ $\overline{RD}$	Output enable input
PROG		P20/NMI	High-voltage application for writing or verifying a program
$V_{PP}$		$\overline{EA}$	High-voltage application for writing or verifying a program. Normally, functions as $\overline{EA}$ pin.
$V_{DD}$		-	Power supply
$V_{SS}$		-	GND potential

#### 1.4 INPUT/OUTPUT CIRCUITS AND CONNECTION OF UNUSED PINS


Table 1-1 and Fig. 1-1 show simplified pin input/output circuits. Table 1-1 also shows how unused pins are to be handled in normal operation mode. See Section 3.2 for the connection of the pins unused in the PROM programming mode.

**Table 1-1 I/O Circuit Type of Each Pin and Connection of Unused Pins in Normal Operation Mode**

Pin name ( ) <b>Note</b>	I/O circuit type	Recommended connection of unused pins
P00-P07(A0-A7)	4	Open
P10-P17	5-A	Input : Connected to $V_{DD}$ via pull-up resistor Output: Open
P20/NMI(PROG)	2	Connected to $V_{DD}$
P21/INTP0(A9)		
P22-P23/INTP1-INTP2	2-A	
P24/CT110		
P25/CT100		
P26/CT111		
P27/CLR1		
P30-P32/PTO00-PTO02		
P33/PTO11		
P34/CLR0	2-A	Connected to $V_{DD}$
P35/SI		
P36/SO/SB0	10-A	Connected to $V_{DD}$ via pull-up resistor
P37/SCK	8-A	
P40-P47/AD0-AD7(D0-D7)	5-A	Input : Connected to $V_{DD}$ via pull-up resistor Output: Open
P50/A8(A8)		
P51/A9		
P52-P56/A10-A14(A10-A14)		
P57/A15		
P60-P63	3	Open
P64/ $\overline{RD}$ ( $\overline{OE}$ )	5-A	Input : Connected to $V_{DD}$ via pull-up resistor Output: Open
P65/ $\overline{WR}$ ( $\overline{CE}$ )		
P66, P67		
P70, P71		
PWM0, PWM1	3	Open
PTO10		
ANI0-ANI7	7	Connected to $V_{SS}$
$\overline{EA}/V_{PP}$	1	—
ASTB/CLO	3	Open
RESET	2	—
$AV_{REF}$	—	Connected to $V_{SS}$
$AV_{SS}$		

**Note** Pins in parentheses indicate the pins used in the PROM programming mode.

Fig. 1-1 Pin Input/Output Circuits



2. DIFFERENCES BETWEEN PROM PRODUCTS AND MASK ROM PRODUCTS

2.1 DIFFERENCES BETWEEN THE μPD78P138 AND μPD78134A/μPD78136/μPD78138


Table 2-1 shows the differences between these products.

For the details of the CPU function and built-in hardware, refer to the publications on the μPD78134A, μPD78136, and μPD78138.

Table 2-1 Differences between μPD78P138 and μPD78134A/μPD78136/μPD78138

Item	μPD78P138	μPD78134A	μPD78136	μPD78138
Program memory	<ul style="list-style-type: none"> <li>• PROM</li> <li>• 32768 bytes</li> </ul>	<ul style="list-style-type: none"> <li>• Mask ROM</li> <li>• 16384 bytes</li> </ul>	<ul style="list-style-type: none"> <li>• Mask ROM</li> <li>• 24576 bytes</li> </ul>	<ul style="list-style-type: none"> <li>• Mask ROM</li> <li>• 32768 bytes</li> </ul>
Internal memory size change register (IMS)	Provided (Fig. 2-1 shows the format of IMS.)	Not provided		
Pin connection	In the μPD78P138, the functions to read/write the PROM are added to the pins.			

Fig. 2-1 Format of the Internal Memory Size Change Register (IMS)



★ 2.2 DIFFERENCES BETWEEN THE μPD78138 SERIES AND μPD78134

The differences between the μPD78138 series (μPD78134A, μPD78136, μPD78138, and μPD78P138) and μPD78134 are as follows:

① ROM/RAM size

Item	μPD78134	μPD78134A	μPD78136	μPD78138	μPD78P138
ROM	16K bytes (Mask ROM)		24K bytes (Mask ROM)	32K bytes (Mask ROM)	32K bytes (PROM)
RAM	384 bytes		640 bytes		

② Added instructions

The following 15 instructions are added in the μPD78138 series.

- Signed multiply instruction : MULSW r
- 8-bit data transfer instruction : MOV A, [HL+]  
MOV [HL+], A  
MOV A, [DE]  
MOV [DE], A  
MOV A, [DE+]  
MOV [DE+], A  
MOV A, !addr16  
MOV !addr16, A  
XCH A, [HL]  
XCH A, [DE]  
XCH A, word [r1]
- 8-bit arithmetic/logical instruction: ALU A, [DE]  
ALU A, word [r1]
- Call instruction : CALL rp

**Remark** Legend

- A : Register A
- rp : AX, BC, DE, or HL
- r : A, X, B, C, D, E, H, or L
- r1 : A or B
- word : 16-bit immediate data or label
- !addr16: 0000H-FFFFH immediate data or label
- HL : Register pair
- DE : Register pair
- ALU : Generic for all the mnemonics of the 8-bit arithmetic/logical instructions (ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP)

- ③ **Operation when a value is written in an event counter compare register (ECC0 or ECC1)**
- $\mu$ PD78134 : Clears the event counter (EC).
  - $\mu$ PD78138 series: Clears the event counter (EC) when 0xxxxxxxB is written. Does not clear event counter (EC) when 1xxxxxxxB is written.
- ④ **Threshold width for pulse elimination for the digital noise eliminator**
- $\mu$ PD78134 :  $40/f_{CLK}$
  - $\mu$ PD78138 series:  $32/f_{CLK}$  or  $72/f_{CLK}$  selectable
- ⑤ **PWM carrier frequency**
- $\mu$ PD78134 : 23.4 kHz
  - $\mu$ PD78138 series: 23.4 kHz or 46.9 kHz selectable
- ⑥ **Restrictions are lifted for the real-time output port control mode in macro service**
- In the  $\mu$ PD78138 series, the restriction that the output timing data must be stored in ROM in the real-time output control mode in macro service in the  $\mu$ PD78134 is lifted.

### 3. PROM PROGRAMMING

The program memory in the μPD78P138 is an electrically writable PROM of 32768 × 8 bits. When programming this PROM, use the PROG and RESET pins to set the μPD78P138 to the PROM programming mode. Table 3-1 lists the pins to be used in this mode.

The μPD78P138 provides programming characteristics compatibility with the μPD27C256A.

**Table 3-1 Pin Functions in PROM Programming Mode**

Pin	Function
PROG	High-voltage input to set the μPD78P138 to the PROM programming mode
RESET	Low level pulse input to set the μPD78P138 to the PROM programming mode
V <sub>PP</sub>	PROM programming voltage input
A0-A14	Address input
D0-D7	Data input (when writing), data output (when verifying or reading)
CE	Chip enable input
OE	Output enable input
V <sub>DD</sub>	Power supply input
V <sub>SS</sub>	GND potential

#### 3.1 PROM PROGRAMMING OPERATING MODE

When +6 V is applied to the V<sub>DD</sub> pin and when +12.5 V is applied to the V<sub>PP</sub> pin, the μPD78P138 enters the program write/verify mode. This mode varies to each operating mode shown in Table 3-2 according to how to set the CE and OE pins.

Setting the μPD78P138 to the read mode enables it to read the contents of PROM.

**Table 3-2 Operating Modes for Programming on PROM**

Mode	Pin	PROG	RESET	CE	OE	V <sub>PP</sub>	V <sub>DD</sub>	D0-D7
Program write		+12.5 V	L	L	H	+12.5 V	+6 V	Data input
Program verify				H	L			Data output
Program inhibit				H	H			High impedance
Read		+12.5 V	L	L	L	+5 V	+5 V	Data output
Output disable				L	H			High impedance
Standby				H	L/H			High impedance

**Caution** Do not set both CE and OE to L when V<sub>PP</sub> is set to +12.5 V and V<sub>DD</sub> to +6 V.



3.2 CONNECTION OF UNUSED PINS IN THE PROM PROGRAMMING MODE

Table 3-3 lists the connections of the pins not to be used in the PROM programming mode.

**Table 3-3 Connection of Unused Pins in the PROM Programming Mode**

Pin	Recommended connection of unused pins
P10-P17	Open
P22-P27	Connected to V <sub>ss</sub>
P30-P33	Open
P34-P37	Connected to V <sub>ss</sub> via pull-down resistor
P51, P57	
P60-P63	
P66, P67	
P70, P71	Open
PWM0, PWM1	
ANI0-ANI7	Connected to V <sub>ss</sub> via pull-down resistor
AV <sub>REF</sub> , AV <sub>SS</sub>	
ASTB/CLO	Open
PTO10	
X1	Connected to V <sub>ss</sub>
X2	Open


**3.3 PROCEDURE FOR WRITING ON PROM**

The following is a procedure for writing on PROM. Data can be written at high speed.

- (1) Always set the RESET pin to low. Apply +12.5 V to the PROG pin. Handle other unused pins as shown in Table 3-3.
- (2) Apply +6 V to the V<sub>DD</sub> pin and +12.5 V to the V<sub>PP</sub> pin.
- (3) Set an initial address.
- (4) Input write data.
- (5) Input a 1 ms program pulse (active low) to the  $\overline{CE}$  pin.
- (6) Verify mode: If data are written, go to step (8); if not, repeats steps (4) to (6). If no data are written yet after they are repeated 25 times, go to step (7).
- (7) Assume the device to be defective and stop write operation.
- (8) Input write data and a program pulse of (number of times steps (4) to (6) were repeated: X) × 3 ms (additional writing).
- (9) Increment the address.
- (10) Repeat steps (4) to (9) until the address exceeds the last address.

Fig. 3-1 is a timing chart of these steps (2) to (8).

**Fig. 3-1 PROM Write/Verify Timing Chart**




**3.4 PROCEDURE FOR READING FROM PROM**

The contents of PROM can be read out to the external data bus (D0 to D7) in the following steps:

- (1) Always set the  $\overline{\text{RESET}}$  pin to low. Apply +12.5 V to the PROG pin. Handle other unused pins as shown in Table 3-3.
- (2) Apply +5 V to the  $V_{\text{DD}}$  and  $V_{\text{PP}}$  pins.
- (3) Input the address of data to be read into the A0 to A14 pins.
- (4) Read mode
- (5) Output the data on the D0 to D7 pins.

Fig. 3-2 is a timing chart of these steps (2) to (5).

**Fig. 3-2 PROM Read Timing Chart**



**4. ERASURE CHARACTERISTICS ONLY FOR THE μPD78P138K**

The programmed data of the μPD78P138K can be erased by exposure to light with a wavelength less than approx. 400 nm (all of the EPROM data are set to FFH).

To erase the contents of program memory in the μPD78P138K, expose the erasure window to ultraviolet light with the wavelength of 254 nm. The amount of light required to completely erase the contents of program memory is a minimum of 15 W·s/cm<sup>2</sup> (intensity of ultraviolet light × erasing time). It takes about 15 to 20 minutes to expose the erasure window to a 12000 μW/cm<sup>2</sup> ultraviolet lamp. It may, however, take more time due to the fallen performance of this ultraviolet lamp, dirt on the package window, or suchlike. Note that the μPD78P138K should be placed less than 2.5 cm from the ultraviolet lamp during erasure. In addition, if a filter is attached to the ultraviolet lamp, remove the filter before erasure.

**5. PROTECTIVE FILM COVERING THE ERASURE WINDOW ONLY FOR THE μPD78P138K**

The erasure window should be covered with a protective film when not erasing the contents of EPROM. This is to prevent the contents of memory from being erased erroneously by exposure to light other than the EPROM-contents erasing lamp. This is also to prevent any malfunction of the internal circuits other than the EPROM due to the light.

6. ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = 25 °C)

Parameter	Symbol	Conditions	Rating	Unit
Supply voltage	V <sub>DD</sub>		-0.5 to +7.0	V
	AV <sub>REF</sub>		-0.5 to V <sub>DD</sub>	V
	AV <sub>SS</sub>		-0.5 to +0.5	V
Input voltage	V <sub>I</sub>		-0.5 to V <sub>DD</sub> + 0.5	V
Output voltage	V <sub>O</sub>		-0.5 to V <sub>DD</sub> + 0.5	V
Low output current	I <sub>OL</sub>	1 pin	15	mA
		Total of all output pins	100	mA
High output current	I <sub>OH</sub>	1 pin	-10	mA
		Total of all output pins	-50	mA
Operating temperature	T <sub>OPT</sub>		-10 to +70	°C
Storage temperature	T <sub>STG</sub>		-65 to +150	°C



OPERATING CONDITIONS

Clock frequency	Operating temperature (T <sub>a</sub> )	Supply voltage (V <sub>DD</sub> )
4 MHz ≤ f <sub>clk</sub> ≤ 12 MHz	-10 to +70 °C	+5.0 V ±10 %

CAPACITANCE (T<sub>a</sub> = 25 °C, V<sub>DD</sub> = V<sub>SS</sub> = 0 V)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Input capacitance	C <sub>I</sub>			20	pF	f <sub>c</sub> = 1 MHz 0 V on pins other than measured pins
Output capacitance	C <sub>O</sub>			20	pF	
I/O capacitance	C <sub>IO</sub>			20	pF	

OSCILLATOR CHARACTERISTICS ( $T_a = -10$  to  $+70$  °C,  $V_{DD} = +5.0$  V  $\pm 10$  %,  $V_{SS} = 0$  V)

Resonator	Recommended circuit	Parameter	Min.	Max.	Unit
Ceramic or crystal resonator		Oscillation frequency ( $f_{xx}$ )	4 or 6 <i>Note</i>	12	MHz
		External clock		X1 input frequency ( $f_x$ )	4 or 6 <i>Note</i>
		X1 input rising (falling) time ( $t_{XR}$ , $t_{XF}$ )	0	30	ns
		X1 input high-level (low-level) width ( $t_{WXH}$ , $t_{WXL}$ )	30	130	ns

★

- Cautions**
- The oscillation circuit must be as near pins X1 and X2 as possible.
  - No signals are allowed in the shaded portion.

**Note** When an A/D converter is used : 6 MHz  
 When an A/D converter is not used: 4 MHz

DC CHARACTERISTICS (T<sub>a</sub> = -10 to +70 °C, V<sub>DD</sub> = +5.0 V ±10 %, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Low-level input voltage	V <sub>IL</sub>	0		0.8	V	
High-level input voltage	V <sub>IH1</sub>	2.2		V <sub>DD</sub>	V	Pins other than those shown in <b>Note 1</b>
	V <sub>IH2</sub>	0.8V <sub>DD</sub>		V <sub>DD</sub>	V	Pins shown in <b>Note 1</b>
Low-level output voltage	V <sub>OL1</sub>			0.45	V	I <sub>OL</sub> = 2.0 mA, except for <b>Note 2</b>
	V <sub>OL2</sub>			1.0	V	I <sub>OL</sub> = 8.0 mA <b>Note 2</b>
High-level output voltage	V <sub>OH1</sub>	V <sub>DD</sub> - 1.0			V	I <sub>OH</sub> = -1.0 mA, except for <b>Note 3</b>
	V <sub>OH2</sub>	V <sub>DD</sub> - 0.5			V	I <sub>OH</sub> = -100 μA, except for <b>Note 3</b>
	V <sub>OH3</sub>	2.0			V	I <sub>OH</sub> = -5.0 mA <b>Note 3</b>
Input leakage current	I <sub>LI</sub>			±10	μA	0 V ≤ V <sub>I</sub> ≤ V <sub>DD</sub>
Output leakage current	I <sub>LO</sub>			±10	μA	0 V ≤ V <sub>O</sub> ≤ V <sub>DD</sub>
A <sub>VREF</sub> current	A <sub>IREF</sub>		1.5	5.0	mA	Operation mode, f <sub>xx</sub> = 12 MHz
V <sub>DD</sub> supply current	I <sub>DD</sub>		20	40	mA	Operation mode, f <sub>xx</sub> = 12 MHz
Data retention voltage	V <sub>DDDR</sub>	2.0		5.5	V	STOP mode
Data retention current	I <sub>DDDR</sub>		1	10	μA	STOP mode, V <sub>DDDR</sub> = 2.0 V
			2	20	μA	STOP mode, V <sub>DDDR</sub> = 5 V ±10 %
Pull-up resistor	R <sub>L</sub>	15	40	80	kΩ	V <sub>I</sub> = 0 V

**Notes 1.** Pins X1, X2,  $\overline{\text{RESET}}$ , P20/NMI, P21/INTP0, P22/INTP1, P23/INTP2, P24/CTI10, P25/CTI00, P26/CTI11, P27/CLR1, P34/CLR0, P35/SI, P36/SO/SB0, P37/SCK, and  $\overline{\text{EA}}$

**2.** Pins P10-P17

**3.** Pins P00-P07

AC CHARACTERISTICS ( $T_a = -10$  to  $+70$  °C,  $V_{DD} = +5$  V  $\pm 10$  %,  $V_{SS} = 0$  V)

Read/Write Operation

Parameter	Symbol	Min.	Max.	Unit	Conditions
X1 input clock cycle time	t <sub>CYX</sub>	82	250	ns	
Address setup time (to ASTB↓)	t <sub>SAST</sub> *	52		ns	
Address hold time (to ASTB↓)	t <sub>HSTA</sub>	25		ns	R <sub>L</sub> = 5 kΩ, C <sub>L</sub> = 50 pF
Address → RD↓ delay time	t <sub>DAR</sub> *	129		ns	
Address float time (to RD↓)	t <sub>FAR</sub> *	11		ns	
Address → data input time	t <sub>DAID</sub> *		228	ns	
ASTB↓ → data input time	t <sub>OSTID</sub> *		181	ns	
RD↓ → data input time	t <sub>DRID</sub> *		99	ns	
ASTB↓ → RD↓ delay time	t <sub>DSTR</sub> *	52		ns	
Data hole time (to RD↑)	t <sub>HRID</sub>	0		ns	
RD↑ → address active time	t <sub>ORA</sub> *	124		ns	
RD↑ → ASTB↑ delay time	t <sub>OAST</sub> *	124		ns	
RD low-level width	t <sub>WRL</sub> *	124		ns	
ASTB high-level width	t <sub>WSTH</sub> *	52		ns	
Address → WR↓ delay time	t <sub>DAW</sub> *	129		ns	
ASTB↓ → data output time	t <sub>OSTOD</sub> *		142	ns	
WR↓ → data output time	t <sub>OWOD</sub>		60	ns	
ASTB↓ → WR↓ delay time	t <sub>DSTW</sub> *	52		ns	
Data setup time (to WR↑)	t <sub>SODWR</sub> *	146		ns	
Data hold time (to WR↑) <i>Note</i>	t <sub>HWOD</sub> *	22		ns	
WR↑ → ASTB↑ delay time	t <sub>OWST</sub> *	42		ns	
WR low-level width	t <sub>WWL</sub> *	196		ns	

**Note** The hold time includes the time for holding V<sub>OH</sub> and V<sub>OL</sub> on the load conditions of C<sub>L</sub> = 100 pF and R<sub>L</sub> = 2 kΩ.

- Remarks**
1. The values listed in the above table are obtained when f<sub>xx</sub> = 12 MHz and C<sub>L</sub> = 100 pF.
  2. See t<sub>cxv</sub>-Dependent Bus Timing Definition for additional information about the parameters with an asterisk (\*) in the symbol column.

**tcyx-Dependent Bus Timing Definition**

Parameter	Symbol	Calculation formula	Min./Max.	12 MHz	Unit
X1 input clock cycle time	tcyx		Min.	82	ns
Address setup time (to ASTB↓)	tSAST	tcyx - 30	Min.	52	ns
Address → $\overline{RD}$ ↓ delay time	tDAR	2tcyx - 35	Min.	129	ns
Address float time (to $\overline{RD}$ ↓)	tFAR	tcyx/2 - 30	Min.	11	ns
Address → data input time	tDAID	(4 + 2n)tcyx - 100	Max.	228	ns
ASTB↓ → data input time	tDSTID	(3 + 2n)tcyx - 65	Max.	181	ns
RD↓ → data input time	tDRID	(2 + 2n)tcyx - 65	Max.	99	ns
ASTB↓ → $\overline{RD}$ ↓ delay time	tDSTR	tcyx - 30	Min.	52	ns
$\overline{RD}$ ↑ → address active time	tDRA	2tcyx - 40	Min.	124	ns
RD↑ → ASTB↑ delay time	tDRST	2tcyx - 40	Min.	124	ns
$\overline{RD}$ low level width	tWRL	(2 + 2n)tcyx - 40	Min.	124	ns
ASTB high-level width	tWSTH	tcyx - 30	Min.	52	ns
Address → $\overline{WR}$ ↓ delay time	tDAW	2tcyx - 35	Min.	129	ns
ASTB↓ → data output time	tDSTOD	tcyx + 60	Max.	142	ns
ASTB↓ → $\overline{WR}$ ↓ delay time	tDSTW	tcyx - 30	Min.	52	ns
Data setup time (to $\overline{WR}$ ↑)	tSODWR	(3 + 2n)tcyx - 100	Min.	146	ns
Data setup time (to $\overline{WR}$ ↓)	tSODWF	tcyx - 60	Min.	22	ns
$\overline{WR}$ ↑ → ASTB↑ delay time	tDWST	tcyx - 40	Min.	42	ns
$\overline{WR}$ low-level width	tWWL	(3 + 2n)tcyx - 50	Min.	196	ns

- Remarks**
1. n represents the number of wait cycles inserted according to the specification of the memory mapping register (MM).
  2. The standard values for 12 MHz are obtained when n is 0.
  3. The items that are not listed in the above table do not depend on the clock frequency (fxx).



Serial Operation

Parameter	Symbol	Min.	Max.	Unit	Conditions	
Serial clock cycle time	tcvsk	1.0		μs	Input	External clock
		1.3		μs	Output	fclk divided by 8
		5.3		μs		fclk divided by 32
Serial clock low-level width	twskL	420		ns	Input	External clock
		556		ns	Output	fclk divided by 8
		2.5		μs		fclk divided by 32
Serial clock high-level width	twskH	420		ns	Input	External clock
		556		ns	Output	fclk divided by 8
		2.5		μs		fclk divided by 32
SI, SB0 setup time (to SCK↑)	tsssk	150		ns		
SI, SB0 hold time (to SCK↑)	thssk	400		ns		
SO/SB0 output delay time (to SCK↓)	tdsbsk1	0	300	ns	CMOS push-pull output (three-wire serial I/O mode)	
	tdsbsk2	0	800	ns	Open-drain output (SBI mode), R <sub>L</sub> = 1kΩ	
SB0 high hold time (to SCK↑)	thbsk	4		tcvx	SBI mode	
SB0 low setup time (to SCK↓)	tssbsk	4		tcvx		
SB0 low-level width	twsbl	4		tcvx		
SB0 high-level width	twsbh	4		tcvx		

- Remarks** 1. The values listed in the above table are obtained when f<sub>xx</sub> = 12 MHz and C<sub>L</sub> = 100 pF.  
 2. f<sub>clk</sub> indicates the internal system clock (f<sub>x</sub> or f<sub>xx</sub> divided by 2).

Other Operations

★  
★  
★  
★

Parameter		Symbol	Min.	Max.	Unit	Conditions		
CTI00, CTI10, CTI11 low-level width		tWCTL	4		tcvx			
CTI00, CTI10, CTI11 high-level width		tWCTH	4		tcvx			
CLR1 low-level width		tWCTL	4		tcvx	Digital noise eliminator not used		
			40		tcvx	Digital noise eliminator used	ICR.4 = 0 <b>Note</b>	
			80		tcvx		ICR.4 = 1 <b>Note</b>	
CLR1 high-level width		tWCR1H	4		tcvx	Digital noise eliminator not used		
			40		tcvx	Digital noise eliminator used	ICR.4 = 0 <b>Note</b>	
			80		tcvx		ICR.4 = 1 <b>Note</b>	
Digital noise eliminator	Removed pulse width	tWSEP		32	tcvx	ICR.4 = 0 <b>Note</b>		
	Passed pulse width		40		tcvx			
	Removed pulse width			72		tcvx	ICR.4 = 1 <b>Note</b>	
	Passed pulse width		80			tcvx		
NMI low-level width		tWNIL	10		μs			
NMI high-level width		tWN1H	10		μs			
INTP0-INTP2 low-level width		tWNIPL	4		tcvx			
INTP0-INTP2 high-level width		tWNIPH	4		tcvx			
RESET low-level width		tWRSL	10		μs			
RESET high-level width		tWRSH	10		μs			

**Note** Bit 4 of the input control register (ICR)

**Clock Output Operation**

Parameter	Symbol	Calculation formula	Min.	Max.	Unit
CLO cycle time	t <sub>CVCL</sub>		333	2667	ns
CLO low-level width	t <sub>CLL</sub>	t <sub>CVCL</sub> /2 ±50	116	138	ns
CLO high-level width	t <sub>CLH</sub>	t <sub>CVCL</sub> /2 ±50	116	138	ns
CLO rising time	t <sub>CLR</sub>			50	ns
CLO falling time	t <sub>CLF</sub>			50	ns

**Remark** The values in the table are obtained when f<sub>xx</sub> = 12 MHz and C<sub>L</sub> = 100 pF.

**External Clock Timing**

Parameter	Symbol	Min.	Max.	Unit	Conditions
X1 input low-level width	t <sub>WXL</sub>	30	130	ns	
X1 input high-level width	t <sub>WXH</sub>	30	130	ns	
X1 input rising time	t <sub>XR</sub>	0	30	ns	
X1 input falling time	t <sub>XF</sub>	0	30	ns	
X1 input clock cycle time	t <sub>CVX</sub>	82	250	ns	

**A/D CONVERTER CHARACTERISTICS** ( $T_a = -10$  to  $+70$  °C,  $V_{DD} = +5.0$  V  $\pm 10$  %,  $3.8$  V  $\leq AV_{REF} \leq V_{DD}$ ,  $AV_{SS} = V_{SS} = 0$  V)


Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Resolution		8			bit	
Total error				0.4	%	$4.0$ V $\leq AV_{REF} \leq V_{DD}$
				0.8	%	$3.8$ V $\leq AV_{REF} \leq V_{DD}$
Quantization error				$\pm 1/2$	LSB	
Conversion time	$t_{CONV}$	360			$t_{CYX}$	$83$ ns $\leq t_{CYX} \leq 125$ ns
					$t_{CYX}$	$125$ ns $\leq t_{CYX} \leq 250$ ns
Sampling time	$t_{SAMP}$	72			$t_{CYX}$	$83$ ns $\leq t_{CYX} \leq 125$ ns
					$t_{CYX}$	$125$ ns $\leq t_{CYX} \leq 250$ ns
Analog input voltage	$V_{IAN}$	-0.3		$AV_{REF} + 0.3$	V	
Analog input impedance	$R_{AN}$		1000		MΩ	
Reference voltage	$AV_{REF}$	3.8		$V_{DD}$	V	
$AV_{REF}$ current	$AI_{REF}$		1.5	5.0	mA	Normal operation mode, $f_{XX} = 12$ MHz
			0.7	1.5	mA	STOP mode

**DATA MEMORY LOW-VOLTAGE DATA RETENTION CHARACTERISTICS** ( $T_a = -10$  to  $+70$  °C)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Data retention voltage	$V_{DDDR}$	2.0		5.5	V	STOP mode
Data retention current	$I_{DDDR}$		1	10	μA	$V_{DDDR} = 2.0$ V
			2	20	μA	$V_{DDDR} = 5$ V $\pm 10$ %
$V_{DD}$ rising time	$t_{RVD}$	200			μs	
$V_{DD}$ falling time	$t_{FVD}$	200			μs	
STOP release signal input time	$t_{DREL}$	0			ms	
Low-level input voltage	$V_{IL}$	0		$0.1V_{DD}$	V	Specified pins <sup>Note</sup>
High-level input voltage	$V_{IH}$	$0.9V_{DD}$		$V_{DD}$	V	


**Note** Pins  $\overline{RESET}$ , P20/NMI, P21/INTP0, P22/INTP1, P23/INTP2, P24/CTI10, P25/CTI00, P26/CTI11, P27/CLR1, P34/CLR0, P35/SI, P36/SO/SB0, P37/SCK, and  $\overline{EA}$

AC Timing Test Points




Timing Waveform

Read operation:




Write operation:




Serial Operation

Three-wire serial I/O mode:




SBI Mode


Bus release signal transfer:




Command signal transfer:




Super Timer Unit Input Timing




Interrupt Input Timing




Reset Input Timing



Clock Output Timing




External Clock Timing





Data Retention Timing



DC PROGRAMMING CHARACTERISTICS (T<sub>a</sub> = 25 ± 5 °C, V<sub>IP</sub> = 12.5 ± 0.5 V, V<sub>SS</sub> = 0 V)

Item	Symbol	Symbol Note	Min.	Typ.	Max.	Unit	Condition
High-level input voltage	V <sub>IH</sub>	V <sub>IH</sub>	2.4		V <sub>DDP</sub> +0.3	V	
Low-level input voltage	V <sub>IL</sub>	V <sub>IL</sub>	-0.3		0.8	V	
Input leakage current	I <sub>LI</sub>	I <sub>LI</sub>			10	μA	0 ≤ V <sub>I</sub> ≤ V <sub>DDP</sub>
High-level output voltage	V <sub>OH</sub>	V <sub>OH</sub>	2.4			V	I <sub>OH</sub> = -400 μA
Low-level output voltage	V <sub>OL</sub>	V <sub>OL</sub>			0.45	V	I <sub>OL</sub> = 2.0 mA
Output leakage current	I <sub>LO</sub>				10	μA	0 ≤ V <sub>O</sub> ≤ V <sub>DDP</sub> , $\overline{OE}$ = V <sub>IH</sub>
NMI pin high-voltage input current	I <sub>IP</sub>				±10	μA	
V <sub>DDP</sub> supply voltage	V <sub>DDP</sub>	V <sub>CC</sub>	5.75	6.0	6.25	V	Program memory write mode
			4.5	5.0	5.5	V	Program memory read mode
V <sub>PP</sub> supply voltage	V <sub>PP</sub>	V <sub>PP</sub>	12.2	12.5	12.8	V	Program memory write mode
			V <sub>PP</sub> = V <sub>DDP</sub>			V	Program memory read mode
V <sub>DDP</sub> supply current	I <sub>DD</sub>	I <sub>CC</sub>		5	30	mA	Program memory write mode
				5	30	mA	Program memory read mode CE = V <sub>IL</sub> , V <sub>I</sub> = V <sub>IH</sub>
V <sub>PP</sub> supply current	I <sub>PP</sub>	I <sub>PP</sub>		5	30	mA	Program memory write mode CE = V <sub>IL</sub> , OE = V <sub>IH</sub>
				1	100	μA	Program memory read mode

Note Symbols for the corresponding μPD27C256A

**AC PROGRAMMING CHARACTERISTICS**

( $T_a = 25 \pm 5 \text{ }^\circ\text{C}$ ,  $V_{DD} = 6.0 \pm 0.25 \text{ V}$ ,  $V_{IP} = 12.5 \pm 0.5 \text{ V}$ ,  $V_{PP} = 12.5 \pm 0.3 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ )

Item	Symbol	Symbol Note	Min.	Typ.	Max.	Unit	Conditions
Address set up time to $\overline{CE}\downarrow$	tSAC	tAS	2			μs	
$\overline{OE}\downarrow$ delay time from data	tD000	tOES	2			μs	
Input data setup time to $\overline{CE}\downarrow$	tSIDC	tDS	2			μs	
Address hold time to $\overline{CE}\uparrow$	tHCA	tAH	2			μs	
Input data hold time to $\overline{CE}\uparrow$	tHCID	tDH	2			μs	
Output data hold time to $\overline{OE}\uparrow$	tH00D	tDF	0		130	ns	
$V_{PP}$ setup time to $\overline{CE}\downarrow$	tSVPS	tVPS	1			ms	
$V_{DDP}$ setup time to $\overline{CE}\downarrow$	tSVDC	tVDS	1			ms	
Initial program pulse width	tWL1	tPW	0.95	1.0	1.05	ms	
Additional program pulse width	tWL2	tOPW	2.85		78.75	ms	
NMI high-voltage input setup time to $\overline{CE}\downarrow$	tSPC		2			μs	

**Note** Symbols for corresponding μPD27C256A

**READ OPERATION**

( $T_a = 25 \pm 5 \text{ }^\circ\text{C}$ ,  $V_{DD} = 5.0 \pm 0.5 \text{ V}$ ,  $V_{IP} = 12.5 \pm 0.5 \text{ V}$ ,  $V_{PP} = V_{DDP}$ ,  $V_{SS} = 0 \text{ V}$ )

★

Item	Symbol	Symbol Note 1	Min.	Typ.	Max.	Unit	Conditions
Data output time from address	tDAOD	tACC			2	μs	$\overline{CE} = \overline{OE} = V_{IL}$
$\overline{CE}\downarrow \rightarrow$ data output time	tDCOD	tCE			2	μs	$\overline{OE} = V_{IL}$
$\overline{OE}\downarrow \rightarrow$ data output time	tD00D	tOE			1	μs	$\overline{CE} = V_{IL}$
Data hold time to $\overline{OE}\uparrow$ or $\overline{CE}\uparrow$ Note 2	tHCOD	tDF	0		130	ns	$\overline{CE} = V_{IL}$ or $\overline{OE} = V_{IL}$
Data hold time to address	tHAOD	tOH	0			ns	$\overline{CE} = \overline{OE} = V_{IL}$


**Notes 1.** Symbols for the corresponding μPD27C256A

2. t<sub>HCOD</sub> is the time measured from when either  $\overline{OE}$  or  $\overline{CE}$  reaches  $V_{IH}$ , whichever is faster.



7. PACKAGE DIMENSIONS

80 PIN PLASTIC QFP (14x20)




NOTE

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

P80GF-80-3B9-2

ITEM	MILLIMETERS	INCHES
A	23.6±0.4	0.929±0.016
B	20.0±0.2	0.795 <sup>+0.009</sup> <sub>-0.008</sub>
C	14.0±0.2	0.551 <sup>+0.009</sup> <sub>-0.008</sub>
D	17.6±0.4	0.693±0.016
F	1.0	0.039
G	0.8	0.031
H	0.35±0.10	0.014 <sup>+0.004</sup> <sub>-0.005</sub>
I	0.15	0.006
J	0.8 (T.P.)	0.031 (T.P.)
K	1.8±0.2	0.071 <sup>+0.008</sup> <sub>-0.008</sub>
L	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
M	0.15 <sup>+0.10</sup> <sub>-0.05</sub>	0.006 <sup>+0.004</sup> <sub>-0.003</sub>
N	0.15	0.006
P	2.7	0.106
Q	0.1±0.1	0.004±0.004
S	3.0 MAX.	0.119 MAX.

★ 80PIN LCC



X80KW-80A

**NOTE**

Each lead centerline is located within 0.08 mm (0.003 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	20.0 <sup>±0.4</sup>	0.787 <sup>+0.016</sup>
B	19.0	0.748
C	13.2	0.520
D	14.2 <sup>±0.4</sup>	0.559 <sup>±0.016</sup>
E	1.64	0.065
F	2.14	0.084
G	4.064 MAX.	0.160 MAX.
H	0.51 <sup>±0.10</sup>	0.020 <sup>±0.004</sup>
I	0.08	0.003
J	0.8 (T.P.)	0.031 (T.P.)
K	1.0 <sup>±0.2</sup>	0.039 <sup>+0.008</sup>
Q	C0.5	C0.020
R	0.8	0.031
S	1.1	0.043
T	R3.0	R0.118
U	12.0	0.472
W	0.75 <sup>±0.2</sup>	0.030 <sup>+0.008</sup>

8. RECOMMENDED SOLDERING CONDITIONS

★

The following conditions (see table below) must be met when soldering this product.

For the details of the recommended soldering conditions refer to our document "SMT MANUAL" (IEI-1207).

Please consult with our sales offices in case other soldering process is used, or in case soldering is done under different conditions.

**Table 8-1 Soldering Conditions for Surface-Mount Devices**

μPD78P138GF-3B9: 80-pin plastic QFP (14 mm × 20 mm excluding the dimensions of the pins)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak package's surface temperature: 230 °C Reflow time: 30 seconds or less (at 210 °C or higher) Number of reflow processes: 1 Exposure limit: 2 days <b>Note</b> (16 hours of pre-baking is required at 125 °C afterward.)	IR30-162-1
VPS	Peak package's surface temperature: 215 °C Reflow time: 40 seconds or less (at 200 °C or higher) Number of reflow processes: 1 Exposure limit: 2 days <b>Note</b> (16 hours of pre-baking is required at 125 °C afterward.)	VP15-162-1
Partial heating method	Terminal temperature: 300 °C or below Flow time: 3 seconds or less (one side per device)	-

**Note** Exposure limit before soldering after dry-pack package is opened.

Storage conditions: Temperature of 25 °C and maximum relative humidity at 65 % or less

**Caution** Do not apply more than a single process at once, except for "Partial heating method."


★ APPENDIX DEVELOPMENT TOOLS

The following development tools are readily available for development of systems using the μPD78P138.

Hardware	IE-78130-R	IE-78130-R is an in-circuit emulator which can be used for developing and debugging application systems for μPD78P138. This emulator is connected to the host machine or console when debugging is performed. The connection of the emulator to the host machine enables symbolic debugging and file transfer between the emulator and the host machine for enhancement of debugging efficiency. IE-78130-R has the Centronics interface in addition to two channels of the RS-232-C serial interfaces, so that it can be connected to the PROM programmer such as PG-1500.			
	EP-78130GF-R	EP-78130GF-R is an emulation probe for connecting the IE-78130-R to a target system.			
	PA-78P138GF PA-78P138K	PA-78P138GF and PA-78P138K are socket adapters for writing a program into μPD78P138GF/K using PG-1500.			
Software	IE-78130-R control program (IE-controller)	Host machine	OS	Distribution media	Part number
		PC 9800 series	MS-DOS™ (Ver. 3.10 to Ver. 3.30C)	5-inch 2HD	μS5A10IE78130
				3.5-inch 2HD	μS5A13IE78130
	IBM PC series	PC DOS™ (Ver. 3.1 to Ver. 3.3)	5-inch 2HC	μS7B10IE78130	
	RA78K/I relocatable assembler	Host machine	OS	Distribution media	Part number
		PC-9800 series	MS-DOS (Ver. 3.10 to Ver. 3.30C)	5-inch 2HD	μS5A10RA78K1
3.5-inch 2HD				μS5A13RA78K1	
IBM PC series	PC DOS (Ver. 3.1 to Ver. 3.3)	5-inch 2HC	μS7B10RA78K1		

**Remark** IE-controller and assembler operations are guaranteed only on the host machine and by the OS mentioned above.





- : When the in-circuit emulator is connected to the host machine
- - - - -: When the in-circuit emulator is connected to the console so that it is used as a stand-alone emulator.

**Remark** PA-78P138 can be directly connected to the PG-2000 when the PG-2000 is used.

**Cautions on CMOS Devices****① Countermeasures against static electricity for all MOSs**

**Caution** When handling MOS devices, take care so that they are not electrostatically charged.

Strong static electricity may cause dielectric breakdown in gates. When transporting or storing MOS devices, use conductive trays, magazine cases, shock absorbers, or metal cases that NEC uses for packaging and shipping. Be sure to ground MOS devices during assembling. Do not allow MOS devices to stand on plastic plates or do not touch pins. Also handle boards on which MOS devices are mounted in the same way.

**② CMOS-specific handling of unused input pins**

**Caution** Hold CMOS devices at a fixed input level.

Unlike bipolar or NMOS devices, if a CMOS device is operated with no input, an intermediate-level input may be caused by noise. This allows current to flow in the CMOS device, resulting in a malfunction. Use a pull-up or pull-down resistor to hold a fixed input level. Since unused pins may function as output pins at unexpected times, each unused pin should be separately connected to the V<sub>DD</sub> or GND pin through a resistor.

If handling of unused pins is documented, follow the instructions in the document.

**③ Statuses of all MOS devices at initialization**

**Caution** The initial status of a MOS device is unpredictable when power is turned on.

Since characteristics of a MOS device are determined by the amount of ions implanted in molecules, the initial status cannot be determined in the manufacture process. NEC has no responsibility for the output statuses of pins, input and output settings, and the contents of registers at power on. However, NEC assures operation after reset and items for mode setting if they are defined.

When you turn on a device having a reset function, be sure to reset the device first.

[MEMO]

We recommend to refer to the following separate manual provided for this product.

- μPD78138 USER'S MANUAL (Document No.: IEU-1324)

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

The devices listed in this document are not suitable for use in aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intend to use NEC devices for above applications or they intend to use "Standard" quality grade NEC devices for applications not intended by NEC, please contact our sales people in advance.

Application examples recommended by NEC Corporation

Standard: Computer, Office equipment, Communication equipment, Test and Measurement equipment, Machine tools, Industrial robots, Audio and Visual equipment, Other consumer products, etc.

Special: Automotive and Transportation equipment, Traffic control systems, Antidisaster systems, Anticrime systems, etc.

M4 92.6

MS-DOS™ is a trademark of Microsoft Corporation.

PC DOS™ is a trademark of IBM Corporation.