

## 8-BIT SINGLE-CHIP MICROCONTROLLER

## DESCRIPTION

The  $\mu$ PD78P058Y is a member of the  $\mu$ PD78054Y subseries of 78K/0 series products, in which the on-chip mask ROM of the  $\mu$ PD78058Y is replaced with one-time programmable one-time PROM or EPROM.

Because this device can be programmed by users, it is ideally suited for applications involving the evaluation of systems in development stages, small-scale production of many different products, and rapid development and time-to-market of a new product.

**Caution** The reliability of the  $\mu$ PD78P058YKK-T is not guaranteed when used in mass-production applications. Please use this device only experimentally or for evaluation during trial manufacture.

Details are given in the following User's Manuals. Be sure to read them before starting design.

$\mu$ PD78054, 78054Y Subseries User's Manual : U11747E

78K Series User's Manual—Instruction : U12326E

## FEATURES

- Pin compatible with mask ROM versions (except the  $V_{PP}$  pin)
- Internal PROM: 60 Kbytes<sup>Note 1</sup>
  - $\mu$ PD78P058YKK-T: Reprogrammable (ideal for system evaluation)
  - $\mu$ PD78P058YGC: Programmable once only (ideal for small-lot production)
- Internal high-speed RAM : 1024 bytes<sup>Note 1</sup>
- Internal expansion RAM : 1024 bytes<sup>Note 2</sup>
- Buffer RAM : 32 bytes
- Operable in the same supply voltage range as mask ROM versions ( $V_{DD} = 2.0$  to  $6.0$  V)
- QTOP™ microcontrollers compatible

**Notes** 1. Internal PROM and internal high-speed RAM capacities can be changed by memory size switching register (IMS).

2. Internal expansion RAM capacity can be changed by internal expansion RAM size switching register (IXS).

**Remarks** 1. QTOP Microcontroller is the general name of the microcontrollers with on-chip one-time PROM that are totally supported by NEC write service (from write to marking, screening and testing.)

2. For the differences between PROM version and mask ROM version, refer to **1. DIFFERENCES BETWEEN  $\mu$ PD78P058Y AND MASK ROM VERSIONS.**

In this document, "PROM" is used in parts common to one-time PROM and EPROM versions.

The information in this document is subject to change without notice.



## ORDERING INFORMATION

	Part Number	Package	Internal ROM	Quality Grade
★	$\mu$ PD78P058YGC-8BT	80-pin plastic QFP (14 × 14 mm)	One-time PROM	Standard
	$\mu$ PD78P058YKK-T	80-pin ceramic WQFN	EPROM	Not applicable

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

★ 78K/0 SERIES DEVELOPMENT

The following shows the products organized according to usage. The names in the parallelograms are subseries names.



**Note** Under planning

The following lists the main functional differences between subseries products.

Function		ROM Capacity	Serial Interface	I/O	V <sub>DD</sub> MIN. Value
Subseries Name					
Control	μPD78078Y	48 K-60 K	3-wire/2-wire/I <sup>2</sup> C : 1 ch 3-wire with automatic transmit/receive function : 1 ch	88	1.8 V
	μPD78070AY	—	3-wire/UART : 1 ch	61	2.7 V
	μPD780018AY	48 K-60 K	3-wire with automatic transmit/receive function : 1 ch Time division 3-wire : 1 ch I <sup>2</sup> C bus (multi-master compatible) : 1 ch	88	
	μPD780058Y	24 K-60 K	3-wire/2-wire/I <sup>2</sup> C : 1 ch 3-wire with automatic transmit/receive function : 1 ch 3-wire/time division UART : 1 ch	68	1.8 V
	μPD78058FY	48 K-60 K	3-wire/2-wire/I <sup>2</sup> C : 1 ch 3-wire with automatic transmit/receive function : 1 ch	69	2.7 V
	μPD78054Y	16 K-60 K	3-wire/UART : 1 ch		2.0 V
	μPD780034Y	8 K-32 K	UART : 1 ch 3-wire : 1 ch	51	1.8 V
	μPD780024Y		I <sup>2</sup> C bus (multi-master compatible) : 1 ch		
	μPD78018FY	8 K-60 K	3-wire/2-wire/I <sup>2</sup> C : 1 ch 3-wire with automatic transmit/receive function : 1 ch	53	
	μPD78014Y	8 K-32 K	3-wire/2-wire/SBI/I <sup>2</sup> C : 1 ch 3-wire with automatic transmit/receive function : 1 ch		2.7 V
μPD78002Y	8 K-16 K	3-wire/2-wire/SBI/I <sup>2</sup> C : 1 ch			
LCD drive	μPD780308Y	48 K-60 K	3-wire/2-wire/I <sup>2</sup> C : 1 ch 3-wire/time division UART : 1 ch 3-wire : 1 ch	57	2.0 V
	μPD78064Y	16 K-32 K	3-wire/2-wire/I <sup>2</sup> C : 1 ch 3-wire/UART : 1 ch		

**Remark** The functions other than serial interface are common to the subseries without Y suffix.

**FUNCTION DESCRIPTION**

Item		Function
Internal memory		<ul style="list-style-type: none"> <li>PROM : 60 Kbytes<sup>Note 1</sup></li> <li>RAM</li> <li>High-speed RAM: 1024 bytes<sup>Note 1</sup></li> <li>Expansion RAM : 1024 bytes<sup>Note 2</sup></li> <li>Buffer RAM : 32 bytes</li> </ul>
Memory space		64 Kbytes
General-purpose register		8 bits × 32 registers (8 bits × 8 registers × 4 banks)
Minimum instruction execution time		Minimum instruction execution time is variable.
	When main system clock is selected	0.4 μs/0.8 μs/1.6 μs/3.2 μs/6.4 μs/12.8 μs (@ 5.0 MHz)
	When subsystem clock is selected	122 μs (@ 32.768 kHz)
Instruction set		<ul style="list-style-type: none"> <li>16-bit operation</li> <li>Multiply/divide (8-bit × 8-bit, 16-bit / 8-bit)</li> <li>Bit manipulation (set, reset, test, Boolean operation)</li> <li>BCD adjust, etc.</li> </ul>
		Total : 69 <ul style="list-style-type: none"> <li>CMOS input : 2</li> <li>CMOS input/output : 63</li> <li>N-ch open-drain input/output : 4</li> </ul>
A/D converter		<ul style="list-style-type: none"> <li>8-bit resolution × 8 ch</li> </ul>
D/A converter		<ul style="list-style-type: none"> <li>8-bit resolution × 2 ch</li> </ul>
Serial interface		<ul style="list-style-type: none"> <li>3-wire serial I/O/2-wire serial I/O/I<sup>2</sup>C bus mode selectable : 1 ch</li> <li>3-wire serial I/O mode (with on-chip max. 32-byte automatic transmit/receive function) : 1 ch</li> <li>3-wire serial I/O/UART mode selectable : 1 ch</li> </ul>
Timer		<ul style="list-style-type: none"> <li>16-bit timer/event counter : 1 ch</li> <li>8-bit timer/event counter : 2 ch</li> <li>Watch timer : 1 ch</li> <li>Watchdog timer : 1 ch</li> </ul>
Timer output		3 pins (14-bit PWM output: 1 pin)
Clock output		19.5 kHz, 39.1 kHz, 78.1 kHz, 156 kHz, 313 kHz, 625 kHz, 1.25 MHz, 2.5 MHz, and 5.0 MHz (@ 5.0 MHz with main system clock) 32.768 kHz (@ 32.768 kHz with subsystem clock)
Buzzer output		1.2 kHz, 2.4 kHz, 4.9 kHz and 9.8 kHz (@ 5.0 MHz with main system clock)
Vectored interrupt sources	Maskable	Internal: 13, external: 7
	Non-maskable	Internal: 1
	Software	1
Test inputs		Internal: 1, external: 1
Supply voltage		V <sub>DD</sub> = 2.0 to 6.0 V
Operating ambient temperature		T <sub>A</sub> = -40 to +85 °C
Packages		<ul style="list-style-type: none"> <li>80-pin plastic QFP (14 × 14 mm)</li> <li>80-pin ceramic WQFN</li> </ul>

**Notes 1.** Internal PROM/internal high-speed RAM capacity can be changed by memory size switching register (IMS).

**2.** Internal expansion RAM capacity can be changed by internal expansion RAM size switching register (IXS).

PIN CONFIGURATIONS (TOP VIEW)


(1) Normal Operating Mode

- 80-pin plastic QFP (14 × 14 mm)

★ μPD78P058YGC-8BT

- 80-pin ceramic WQFN

μPD78P058YKK-T




- ★ Cautions
1. Connect V<sub>PP</sub> pin to V<sub>SS</sub> directly.
  2. Connect AV<sub>DD</sub> pin to V<sub>DD</sub>.
  3. Connect AV<sub>SS</sub> pin to V<sub>SS</sub>.

A8-A15	: Address Bus	$\overline{\text{RESET}}$	: Reset
AD0-AD7	: Address/Data Bus	$\overline{\text{RD}}$	: Read Strobe
ANI0-ANI7	: Analog Input	RTP0-RTP7	: Real-Time Output Port
ANO0-ANO7	: Analog Output	RxD	: Receive Data
ASCK	: Asynchronous Serial Clock	SB0, SB1	: Serial Bus
ASTB	: Address Strobe	$\overline{\text{SCK0}}, \overline{\text{SCK1}}$	: Serial Clock
AV <sub>DD</sub>	: Analog Power Supply	SCL	: Serial Clock
AV <sub>REF0</sub> , AV <sub>REF1</sub>	: Analog Reference Voltage	SDA0, SDA1	: Serial Data
AV <sub>SS</sub>	: Analog Ground	SI0, SI1	: Serial Input
BUSY	: Busy	SO0, SO1	: Serial Output
BUZ	: Buzzer Clock	STB	: Strobe
INTP0-INTP6	: Interrupt from Peripherals	TI1, TI2	: Timer Input
P00-P07	: Port0	TI00, TI01	: Timer Input
P10-P17	: Port1	TO0-TO2	: Timer Output
P20-P27	: Port2	TxD	: Transmit Data
P30-P37	: Port3	V <sub>DD</sub>	: Power Supply
P40-P47	: Port4	V <sub>PP</sub>	: Programming Power Supply
P50-P57	: Port5	V <sub>SS</sub>	: Ground
P60-P67	: Port6	$\overline{\text{WAIT}}$	: Wait
P70-P72	: Port7	$\overline{\text{WR}}$	: Write Strobe
P120-P127	: Port12	X1, X2	: Crystal (Main System Clock)
P130, P131	: Port13	XT1, XT2	: Crystal (Subsystem Clock)
PCL	: Programmable Clock		

(2) PROM Programming Mode

- 80-pin plastic QFP (14 × 14 mm)
- ★ μPD78P058YGC-8BT
- 80-pin ceramic WQFN
- μPD78P058YKK-T




- Cautions**
1. (L) : Individually connect to V<sub>SS</sub> via a pull-down resistor.
  2. V<sub>SS</sub> : Connect to GND.
  3.  $\overline{\text{RESET}}$  : Set to low level.
  4. Open : No connection

A0-A16	: Address Bus	$\overline{\text{RESET}}$	: Reset
$\overline{\text{CE}}$	: Chip Enable	V <sub>DD</sub>	: Power Supply
D0-D7	: Data Bus	V <sub>PP</sub>	: Programming Power Supply
$\overline{\text{OE}}$	: Output Enable	V <sub>SS</sub>	: Ground
$\overline{\text{PGM}}$	: Program		



BLOCK DIAGRAM



## CONTENTS

1. DIFFERENCES BETWEEN $\mu$ PD78P058Y AND MASK ROM VERSIONS .....	11
2. PIN FUNCTIONS .....	12
2.1 PINS IN NORMAL OPERATING MODE .....	12
2.2 PINS IN PROM PROGRAMMING MODE .....	15
2.3 PIN INPUT/OUTPUT CIRCUITS AND RECOMMENDED CONNECTION OF UNUSED PINS .....	16
3. MEMORY SIZE SWITCHING REGISTER (IMS).....	20
4. INTERNAL EXPANSION RAM SIZE SWITCHING REGISTER (IXS).....	21
5. PROM PROGRAMMING .....	22
5.1 OPERATING MODES .....	22
5.2 PROM WRITE PROCEDURE .....	24
5.3 PROM READ PROCEDURE .....	28
6. ERASURE ( $\mu$ PD78P058YKK-T ONLY).....	29
7. ERASURE WINDOW OPAQUE FILM ( $\mu$ PD78P058YKK-T ONLY).....	29
8. SCREENING OF ONE-TIME PROM VERSIONS .....	29
9. ELECTRICAL SPECIFICATIONS .....	30
10. CHARACTERISTIC CURVES .....	62
11. PACKAGE DRAWINGS .....	64
12. RECOMMENDED SOLDERING CONDITIONS .....	66
APPENDIX A. DEVELOPMENT TOOLS .....	67
APPENDIX B. RELATED DOCUMENTS .....	72

★ 1. DIFFERENCES BETWEEN μPD78P058Y AND MASK ROM VERSIONS

The μPD78P058Y is a single-chip microcontroller with an on-chip one-time writable PROM or with an on-chip EPROM which has program write, erasure, and rewrite capability.

It is possible to make all the functions except for PROM specification, and mask option of P60 to P63 pins, to the same as those of mask ROM versions by setting the memory size switching register (IMS) and internal expansion RAM size switching register (IXS).

Differences between the PROM version (μPD78P058Y) and mask ROM versions (μPD78052Y, 78053Y, 78054Y, 78055Y, 78056Y, 78058Y) are shown in Table 1-1.

Table 1-1. Differences between μPD78P058Y and Mask ROM Versions

Item	μPD78P058Y	Mask ROM Versions
Internal ROM structure	One-time PROM/EPROM	Mask ROM
Internal ROM capacity	60 Kbytes	μPD78052Y : 16 Kbytes μPD78053Y : 24 Kbytes μPD78054Y : 32 Kbytes μPD78055Y : 40 Kbytes μPD78056Y : 48 Kbytes μPD78058Y : 60 Kbytes
Internal high-speed RAM capacity	1024 bytes	μPD78052Y : 512 bytes Other than μPD78052Y: 1024 bytes
Internal expansion RAM capacity	1024 bytes	μPD78058Y : 1024 bytes Other than μPD78058Y: None
Changing internal ROM and internal expansion RAM capacities by memory size switching register (IMS)	Yes <sup>Note 1</sup>	No
Changing internal expansion RAM capacity by internal expansion RAM size switching register (IXS)	Yes <sup>Note 2</sup>	No
IC pin	None	Provided
V <sub>PP</sub> pin	Provided	None
P60-P63 pin mask option with pull-up resistor	None	Provided
Electrical specifications, recommended soldering conditions	Refer to the data sheet separately available	

**Notes** 1. The internal PROM capacity becomes 60 Kbytes, and the internal high-speed RAM capacity becomes 1024 bytes by  $\overline{\text{RESET}}$  input.

2. The internal expansion RAM capacity becomes 1024 bytes by  $\overline{\text{RESET}}$  input.

★ **Caution** The PROM and mask ROM versions differ from each other in terms of noise immunity and noise radiation. When replacing the PROM version with the mask ROM version in the course of experimental production to mass production, perform thorough evaluation with the CS version (not ES version) of the mask ROM version.

**Remark** The internal expansion RAM size switching register (IXS) is provided for the μPD78058Y and μPD78P058Y only.

## 2. PIN FUNCTIONS

### 2.1 PINS IN NORMAL OPERATING MODE

#### (1) Port Pins (1/2)

Pin Name	Input/Output	Function		After Reset	Alternate Function
P00	Input	Port 0.	Input only.	Input	INTP0/TI00
P01	Input/output	8-bit input/output port. Input/output is specifiable bit-wise. When used as the input port, it is possible to use and on-chip pull-up resistor by software.		Input	INTP1/TI01
P02					INTP2
P03					INTP3
P04					INTP4
P05					INTP5
P06					INTP6
P07 <sup>Note1</sup>	Input		Input only.	Input	XT1
P10 to P17	Input/output	Port 1. 8-bit input/output port. Input/output is specifiable bit-wise. When used as the input port, it is possible to use an on-chip pull-up resistor by software. <sup>Note 2</sup>		Input	ANI0 to ANI7
P20	Input/output	Port 2. 8-bit input/output port. Input/output is specifiable bit-wise. When used as the input port, it is possible to use an on-chip pull-up resistor by software.		Input	SI1
P21					SO1
P22					SCK1
P23					STB
P24					BUSY
P25					SI0/SB0/SDA0
P26					SO0/SB1/SDA1
P27					SCK0/SCL
P30	Input/output	Port 3. 8-bit input/output port. Input/output is specifiable bit-wise. When used as the input port, it is possible to use an on-chip pull-up resistor by software.		Input	TO0
P31					TO1
P32					TO2
P33					TI1
P34					TI2
P35					PCL
P36					BUZ
P37					—

- Notes**
1. When using P07/XT1 pins as the input ports, set the processor clock control register (PCC) bit 6 (FRC) to 1 (do not to use the feedback resistor of the subsystem clock).
  2. When using P10/ANI0 to P17/ANI7 pins as the analog inputs for A/D converter, set port 3 to the input mode. Their pull-up resistor are automatically disabled.

(1) Port Pins (2/2)

Pin Name	Input/Output	Function		After Reset	Alternate Function	
P40 to P47	Input/output	Port 4. 8-bit input/output port. Input/output is specifiable in 8-bit unit. When used as the input port, it is possible to use an on-chip pull-up resistor by software. Set test input flag (KRIF) to 1 by falling edge detection.		Input	AD0 to AD7	
P50 to P57	Input/output	Port 5. 8-bit input/output port. It is possible to directly drive LEDs. Input/output is specifiable bit-wise. When used as the input port, it is possible to use an on-chip pull-up resistor by software.		Input	A8 to A15	
P60	Input/output	Port 6.	N-ch open-drain input/output port. It is possible to directly drive LEDs.	Input	—	
P61		8-bit input/output port.				
P62		Input/output is specifiable bit-wise.	When used as the input port, it is possible to use an on-chip pull-up resistor by software.			
P63						
P64						$\overline{RD}$
P65						$\overline{WR}$
P66						$\overline{WAIT}$
P67						ASTB
P70	Input/output	Port 7.		3-bit input/output port. Input/output is specifiable bit-wise. When used as the input port, it is possible to use an on-chip pull-up resistor by software.	Input	SI2/RXD
P71		SO2/TXD				
P72		$\overline{SCK2/ASCK}$				
P120 to P127	Input/output	Port 12. 8-bit input/output port. Input/output is specifiable bit-wise. When used as the input port, it is possible to use an on-chip pull-up resistor by software.		Input	RTP0 to RTP7	
P130, P131	Input/output	Port 13. 2-bit input/output port. Input/output is specifiable bit-wise. When used as the input port, it is possible to use an on-chip pull-up resistor by software.		Input	ANO0, ANO1	

(2) Non-Port Pins (1/2)

Pin Name	Input/Output	Function	After Reset	Alternate Function
INTP0	Input	External interrupt request inputs, for which the effective edges (rising edge, falling edge, and both rising and falling edges) can be specified.	Input	P00/TI00
INTP1				P01/TI01
INTP2				P02
INTP3				P03
INTP4				P04
INTP5				P05
INTP6				P06
SI0	Input	Serial data input of the serial interface	Input	P25/SB0/SDA0
SI1				P20
SI2				P70/RxD
SO0	Output	Serial data output of the serial interface	Input	P26/SB1/SDA1
SO1				P21
SO2				P71/TxD
SB0	Input/output	Serial data input/output of the serial interface	Input	P25/SI0/SDA0
SB1				P26/SO0/SDA1
SDA0				P25/SI0/SB0
SDA1				P26/SO0/SB1
$\overline{\text{SCK0}}$	Input/output	Serial clock input/output of the serial interface	Input	P27/SCL
$\overline{\text{SCK1}}$				P22
$\overline{\text{SCK2}}$				P72/ASCK
SCL				P27/ $\overline{\text{SCK0}}$
STB	Output	Automatic transmit/receive strobe output of the serial interface	Input	P23
BUSY	Input	Automatic transmit/receive busy input of the serial interface	Input	P24
RxD	Input	Serial data input for asynchronous serial interface	Input	P70/SI2
TxD	Output	Serial data output for asynchronous serial interface	Input	P71/SO2
ASCK	Input	Serial clock input for asynchronous serial interface	Input	P72/ $\overline{\text{SCK2}}$
TI00	Input	External count clock input to 16-bit timer (TM0)	Input	P00/INTP0
TI01		Capture trigger signal input to capture register (CR00)		P01/INTP1
TI1		External count clock input to 8-bit timer (TM1)		P33
TI2		External count clock input to 8-bit timer (TM2)		P34
TO0	Output	16-bit timer (TM0) output (Can also be used as 14-bit PWM output.)	Input	P30
TO1		8-bit timer (TM1) output		P31
TO2		8-bit timer (TM2) output		P32
PCL	Output	Clock output (for trimming main system clock and subsystem clock)	Input	P35
BUZ	Output	Buzzer output	Input	P36
RTP0 to RTP7	Output	Real-time output port which outputs data in synchronization with trigger.	Input	P120 to P127
AD0 to AD7	Input/output	Low-order address/data bus when expanding memory to the outside.	Input	P40 tp P47

(2) Non-Port Pins (2/2)

Pin Name	Input/Output	Function	After Reset	Alternate Function
A8 to A15	Output	High-order address bus when expanding memory to the outside.	Input	P50 P57
$\overline{\text{RD}}$	Output	Strobe signal output for the external memory read operation	Input	P64
$\overline{\text{WR}}$		Strobe signal output for the external memory write operation		P65
$\overline{\text{WAIT}}$	Input	Wait insertion when accessing external memory	Input	P66
ASTB	Output	Strobe output to externally latches address information which is output to ports 4 and 5 for accessing external memory.	Input	P67
ANI0 to ANI7	Input	Analog input of A/D converter	Input	P10 to P17
ANO0, ANO1	Output	Analog output of D/A converter	Input	P130, P131
AV <sub>REF0</sub>	Input	Reference voltage input of A/D converter	—	—
AV <sub>REF1</sub>	Input	Reference voltage input of D/A converter	—	—
AV <sub>DD</sub>	—	Analog power supply of A/D converter. Connect to V <sub>DD</sub> .	—	—
AV <sub>SS</sub>	—	Ground potential of A/D and D/A converter. Connect to V <sub>SS</sub> .	—	—
$\overline{\text{RESET}}$	Input	System reset input	—	—
X1	Input	Main system clock oscillation crystal connection	—	—
X2	—		—	—
XT1	Input	Subsystem clock oscillation crystal connection	Input	P07
XT2	—		—	—
V <sub>DD</sub>	—	Positive power supply	—	—
V <sub>PP</sub>	—	High-voltage applied during program write/verify. Connect to V <sub>SS</sub> directly in normal operating mode.	—	—
V <sub>SS</sub>	—	Ground potential	—	—

★

2.2 PINS IN PROM PROGRAMMING MODE

Pin Name	Input/Output	Function
$\overline{\text{RESET}}$	Input	PROM programming mode setting When +5 V or +12.5 V is applied to the V <sub>PP</sub> pin and a low-level signal is applied to the $\overline{\text{RESET}}$ pin, this chip is set in the PROM programming mode.
V <sub>PP</sub>	Input	PROM programming mode setting and high-voltage applied during program write/verification
A0 to A16	Input	Address bus
D0 to D7	Input/output	Data bus
$\overline{\text{CE}}$	Input	PROM enable input/program pulse input
$\overline{\text{OE}}$	Input	Read strobe input to PROM
$\overline{\text{PGM}}$	Input	Program/program inhibit input in PROM programing mode.
V <sub>DD</sub>	—	Positive power supply
V <sub>SS</sub>	—	Ground potential

**2.3 PIN INPUT/OUTPUT CIRCUITS AND RECOMMENDED CONNECTION OF UNUSED PINS**

Types of input/output circuits of the pins and recommended connection of unused pins are shown in Table 2-1.

For the configuration of each type of input/output circuit, see **Figure 2-1**.

**Table 2-1. Pin Input/Output Circuits (1/2)**

Pin Name	Input/Output Circuit Type	Input/Output	Recommended Connecting Method when Unused		
P00/INTP0/TI00	2	Input	Connect to V <sub>SS</sub> .		
P01/INTP1/TI01	8-A	Input/output	Independently connect to V <sub>SS</sub> through resistor.		
P02/INTP2					
P03/INTP3					
P04/INTP4					
P05/INTP5					
P06/INTP6					
P07/XT1	16	Input	Connect to V <sub>DD</sub> .		
P10/ANI0 to P17/ANI7	11	Input/output	Independently connect to V <sub>DD</sub> or V <sub>SS</sub> through resistor.		
P20/SI1	8-A				
P21/SO1	5-A				
P22/SCK1	8-A				
P23/STB	5-A				
P24/BUSY	8-A				
P25/SI0/SB0/SDA0	10-A				
P26/SO0/SB1/SDA1					
P27/SCK0/SCL					
P30/TO0	5-A				
P31/TO1					
P32/TO2					
P33/TI1	8-A				
P34/TI2					
P35/PCL	5-A				
P36/BUZ					
P37					
P40/AD0 to P47/AD7	5-E				Independently connect to V <sub>DD</sub> through resistor.



Table 2-1. Pin Input/Output Circuits (2/2)

Pin Name	Input/Output Circuit Type	Input/Output	Recommended Connecting Method when Unused	
P50/A8 to P57/A15	5-A	Input/output	Independently connect to V <sub>DD</sub> or V <sub>SS</sub> through resistor.	
P60 to P63	13-D		Independently connect to V <sub>DD</sub> through resistor.	
P64/RD	5-A		Independently connect to V <sub>DD</sub> or V <sub>SS</sub> .	
P65/WR				
P66/WAIT				
P67/ASTB				
P70/SI2/RxD				8-A
P71/SO2/TxD	5-A			
P72/SCK2/ASCK	8-A			
P120/RTP0 to P127/RTP7	5-A			
P130/ANO0, P131/ANO1	12-A			Independently connect to V <sub>SS</sub> through resistor.
RESET	2			Input
XT2	16	—		Leave open.
AV <sub>REF0</sub>	—			Connect to V <sub>SS</sub> .
AV <sub>REF1</sub>			Connect to V <sub>DD</sub> .	
AV <sub>DD</sub>			Connect to V <sub>SS</sub> .	
AV <sub>SS</sub>				
V <sub>PP</sub>				Directly connect to V <sub>SS</sub> .

★

Figure 2-1. Pin Input/Output Circuits (1/2)





Figure 2-1. Pin Input/Output Circuits (2/2)




### 3. MEMORY SIZE SWITCHING REGISTER (IMS)

This is a register to disable use of part of internal memories by software. By setting this memory size switching register (IMS), it is possible to get the same memory mapping as that of mask ROM version having different internal memory capacities (ROM, RAM).

The IMS is set up by the 8-bit memory manipulation instruction.

CFH will result by the RESET input.

**Figure 3-1. Memory Size Switching Register Format**



**Note** Set the internal ROM capacity to less than 56K bytes when external device expansion function is used.

Table 3-1 shows the setting values of IMS which makes the memory mapping the same as that of the various mask ROM products.

**Table 3-1. Memory Size Switching Register Setting Values**

Target Mask ROM Version	IMS Setting Value
μPD78052Y	44H
μPD78053Y	C6H
μPD78054Y	C8H
μPD78055Y	CAH
μPD78056Y	CCH
μPD78058Y	CFH

#### 4. INTERNAL EXPANSION RAM SIZE SWITCHING REGISTER (IXS)

This is a register to set the internal expansion RAM capacity by software. By setting this internal expansion RAM size switching register (IXS), it is possible to get the same memory mapping as that of mask ROM version having different internal expansion RAM capacity.

The IXS is set up by 8-bit memory manipulation instruction.

0AH will result by the RESET input.

**Figure 4-1. Internal Expansion RAM Size Switching Register Format**




Table 4-1 shows the setting values of IXS which makes the memory mapping the same as that of the various mask ROM versions.

**Table 4-1. Internal Expansion RAM Size Switching Register Setting Values**

Target Mask ROM Version	IXS Setting Value
μPD78052Y	0CH
μPD78053Y	
μPD78054Y	
μPD78055Y	
μPD78056Y	
μPD78058Y	0AH

**Remark** Even if the μPD78P058Y program that includes “MOV IXS, #0CH” is implemented on the μPD78052Y, 78053Y, 78054Y, 78055Y, or 78056Y, its operation will not be affected.

## 5. PROM PROGRAMMING

The  $\mu$ PD78P058Y has an on-chip 60K-byte PROM as a program memory. For programming, set the PROM programming mode by the  $V_{PP}$  and  $\overline{\text{RESET}}$  pins. For connecting unused pins, refer to **PIN CONFIGURATIONS (TOP VIEW) (2) PROM Programming Mode**.

**Caution** Program writing should be performed in the address range 0000H to EFFFH (the last address, EFFFH, should be specified). Writing cannot be performed with a PROM programmer that cannot specify the write addresses.

### 5.1 OPERATING MODES

When +5 V or +12.5 V is applied to the  $V_{PP}$  pin and a low level signal is applied to the  $\overline{\text{RESET}}$  pin, the PROM programming mode is set. This mode will become the operating mode as shown in Table 5-1 when the  $\overline{\text{CE}}$ ,  $\overline{\text{OE}}$  and  $\overline{\text{PGM}}$  pins are set as shown.

Further, when the read mode is set, it is possible to read the contents of the PROM.

**Table 5-1. Operating Modes of PROM Programming**

Operating Mode \ Pin	$\overline{\text{RESET}}$	$V_{PP}$	$V_{DD}$	$\overline{\text{CE}}$	$\overline{\text{OE}}$	$\overline{\text{PGM}}$	D0 to D7
Page data latch	L	+12.5 V	+6.5 V	H	L	H	Data input
Page write				H	H	L	High-impedance
Byte write				L	H	L	Data input
Program verify				L	L	H	Data output
Program inhibit				×	H	H	High-impedance
				×	L	L	
Read	+5 V	+5 V	L	L	H	Data output	
Output disable			L	H	×	High-impedance	
Standby			H	×	×	High-impedance	

**Remark** × : L or H

**(1) Read mode**

Read mode is set if  $\overline{CE} = L$ ,  $\overline{OE} = L$  is set.

**(2) Output disable mode**

Data output becomes high-impedance, and is in the output disable mode, if  $\overline{OE} = H$  is set.

Therefore, it allows data to be read from any device by controlling the  $\overline{OE}$  pin, if multiple  $\mu$ PD78P058Ys are connected to the data bus.

**(3) Standby mode**

Standby mode is set if  $\overline{CE} = H$  is set.

In this mode, data outputs become high-impedance irrespective of the  $\overline{OE}$  status.

**(4) Page data latch mode**

Page data latch mode is set if  $\overline{CE} = H$ ,  $\overline{PGM} = H$ ,  $\overline{OE} = L$  are set at the beginning of page write mode.

In this mode, 1 page 4-byte data is latched in an internal address/data latch circuit.

**(5) Page write mode**

After 1 page 4 bytes of addresses and data are latched in the page data latch mode, a page write is executed by applying a 0.1 ms program pulse (active low) to the  $\overline{PGM}$  pin with  $\overline{CE} = H$ ,  $\overline{OE} = H$ . Then, program verification can be performed, if  $\overline{CE} = L$ ,  $\overline{OE} = L$  are set.

If programming is not performed by a one-time program pulse, X ( $X \leq 10$ ) write and verification operations should be executed repeatedly.

**(6) Byte write mode**

Byte write is executed when a 0.1 ms program pulse (active low) is applied to the  $\overline{PGM}$  pin with  $\overline{CE} = L$ ,  $\overline{OE} = H$ . Then, program verification can be performed if  $\overline{OE} = L$  is set.

If programming is not performed by a one-time program pulse, X ( $X \leq 10$ ) write and verification operations should be executed repeatedly.

**(7) Program verify mode**

Program verify mode is set if  $\overline{CE} = L$ ,  $\overline{PGM} = H$ ,  $\overline{OE} = L$  are set.

In this mode, check if a write operation is performed correctly, after the write.


**(8) Program inhibit mode**

Program inhibit mode is used when the  $\overline{OE}$  pin,  $V_{PP}$  pin, and D0 to D7 pins of multiple  $\mu$ PD78P058Ys are connected in parallel and a write is performed to one of those devices.

When a write operation is performed, the page write mode or byte write mode described above is used. At this time, a write is not performed to a device which has the  $\overline{PGM}$  pin driven high.

5.2 PROM WRITE PROCEDURE

Figure 5-1. Page Program Mode Flowchart



**Remark** G = Start address  
 N = Program last address



Figure 5-2. Page Program Mode Timing






Figure 5-3. Byte Program Mode Flowchart



**Remark** G = Start address  
 N = Program last address

Figure 5-4. Byte Program Mode Timing



- Cautions**
1. V<sub>DD</sub> should be applied before V<sub>PP</sub> and removed after V<sub>PP</sub>.
  2. V<sub>PP</sub> must not exceed +13.5 V including overshoot.
  3. Reliability may be adversely affected if removal/reinsertion is performed while +12.5 V is being applied to V<sub>PP</sub>.


**5.3 PROM READ PROCEDURE**

The contents of PROM are readable to the external data bus (D0 to D7) according to the read procedure shown below.

- (1) Fix the  $\overline{\text{RESET}}$  pin at low level, supply +5 V to the  $V_{PP}$  pin, and connect all other unused pins as shown in **PIN CONFIGURATION (TOP VIEW) (2) PROM Programming Mode.**
- (2) Supply +5 V to the  $V_{DD}$  and  $V_{PP}$  pins.
- (3) Input address of read data into the A0 to A16 pins.
- (4) Read mode
- (5) Output data to D0 to D7 pins.

The timings of the above steps (2) to (5) are shown in Figure 5-5.

**Figure 5-5. PROM Read Timings**



**6. ERASURE (μPD78P058YKK-T ONLY)**

The μPD78P058YKK-T is capable of erasing (all contents to FFH) the data written in a program memory and rewriting.

When erasing the data, irradiate light having a wavelength of less than about 400 nm to the window on the top of the package. Normally, ultraviolet rays of 254-nm wavelength should be used. Volume of irradiation required to completely erase the data is as follows:

- UV intensity × erasing time : 30 W•s/cm<sup>2</sup> or more
- Erasing time : More than 40 min. (When a UV lamp of 12,000 μW/cm<sup>2</sup> is used. However, a longer time may be needed because of deterioration in performance of the UV lamp, contamination of the erasing window, etc.)

When erasing the data, set up the UV lamp within 2.5 cm from the erasing window. Further, if a filter is provided on the UV lamp, remove the filter during the erasure process.

**7. ERASURE WINDOW OPAQUE FILM (μPD78P058YKK-T ONLY)**

To protect from unintentional erasure by other than EPROM erasure lamp light, or to protect internal circuits other than EPROM from malfunction due to light coming in through the window, mask the window with the attached opaque film except when EPROM erasure is performed.

**8. SCREENING OF ONE-TIME PROM VERSIONS**

The one-time PROM version (μPD78P058YGC-8BT) can not be tested completely by NEC before it is shipped, because of its structure. It is recommended to perform screening to verify PROM after writing necessary data and performing high-temperature storage under the condition below.

Storage Temperature	Storage Time
125 °C	24 hours

At present, a fee is charged by NEC for one-time PROM after-programming marking, screening, and verify service for the QTOP Microcontroller. For details, contact your sales representative.

9. ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25 °C)

Parameter	Symbol	Test Conditions		Rating	Unit
Supply voltage	V <sub>DD</sub>			-0.3 to +7.0	V
	V <sub>PP</sub>			-0.3 to +13.5	V
	AV <sub>DD</sub>			-0.3 to V <sub>DD</sub> + 0.3	V
	AV <sub>REF0</sub>			-0.3 to V <sub>DD</sub> + 0.3	V
	AV <sub>REF1</sub>			-0.3 to V <sub>DD</sub> + 0.3	V
	AV <sub>SS</sub>			-0.3 to +0.3	V
Input voltage	V <sub>I1</sub>	P00-P07, P10-P17, P20-P27, P30-P37, P40-47, P50-P57, P64-P67, P70-P72, P120-P127, P130, P131, X1, X2, XT2, RESET		-0.3 to V <sub>DD</sub> + 0.3	V
	V <sub>I2</sub>	P60-P63	N-ch open drain	-0.3 to +16	V
	V <sub>I3</sub>	A9	PROM programming mode	-0.3 to +13.5	V
Output voltage	V <sub>O</sub>			-0.3 to V <sub>DD</sub> + 0.3	V
Analog input voltage	V <sub>AN</sub>	P10-P17	Analog input pins	AV <sub>SS</sub> - 0.3 to AV <sub>REF0</sub> + 0.3	V
Output current, high	I <sub>OH</sub>	Per pin		-10	mA
		Total for P01-P06, P30-P37, P56, P57, P60-P67, P120-P127		-15	mA
		Total for P10-P17, P20-P27, P40-P47, P50-P55, P70-P72, P130, P131		-15	mA
Output current, low	I <sub>OL</sub> <sup>Note</sup>	Per pin	Peak value	30	mA
			r.m.s.	15	mA
		Total for P50-P55	Peak value	100	mA
			r.m.s.	70	mA
		Total for P56, P57, P60-P63	Peak value	100	mA
			r.m.s.	70	mA
		Total for P10-P17, P20-P27, P40-P47, P70-P72, P130, P131	Peak value	50	mA
			r.m.s.	20	mA
Total for P01-P06, P30-P37, P64-P67, P120-P127	Peak value	50	mA		
	r.m.s.	20	mA		
Operating ambient temperature	T <sub>A</sub>			-40 to +85	°C
Storage temperature	T <sub>stg</sub>			-65 to +150	°C

**Note** r.m.s. should be calculated as follows: [r.m.s.] = [peak value] × √Duty

**Caution** Product quality may suffer if the absolute maximum rating is exceeded for even a single parameter, or even momentarily. In other words, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions which ensure that the absolute maximum ratings are not exceeded.

**Remark** Unless otherwise specified, alternate function pin characteristics are the same as port pin characteristics.

**MAIN SYSTEM CLOCK OSCILLATOR CHARACTERISTICS** (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 2.0 to 6.0 V)

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator		Oscillation frequency (f <sub>x</sub> ) <sup>Note 1</sup>	V <sub>DD</sub> = Oscillation voltage range	1.0		5.0	MHz
		Oscillation stabilization time <sup>Note 2</sup>	After V <sub>DD</sub> has reached MIN. of oscillation voltage range			4	ms
Crystal resonator		Oscillation frequency (f <sub>x</sub> ) <sup>Note 1</sup>		1.0		5.0	MHz
		Oscillation stabilization time <sup>Note 2</sup>	V <sub>DD</sub> = 4.5 to 6.0 V			10	ms
						30	
External clock		X1 input frequency (f <sub>x</sub> ) <sup>Note 1</sup>		1.0		5.0	MHz
		X1 input high-/low-level width (t <sub>xH</sub> /t <sub>xL</sub> )		85		500	ns

- Notes**
1. Only the oscillation characteristics are shown. See the AC characteristics for instruction execution times.
  2. This is the time required for oscillation to stabilize after a reset or STOP mode release.

**Cautions**

1. When the main system clock oscillator is used, the following should be noted concerning wiring in the area in the figure enclosed by broken lines to prevent the influence of wiring capacitance, etc.

- The wiring should be kept as short as possible.
- No other signal lines should be crossed.
- Keep away from lines carrying a high fluctuating current.
- The oscillator capacitor grounding point should always be at the same potential as V<sub>SS</sub>.
- Do not connect to a ground pattern carrying a high current.
- A signal should not be taken from the oscillator.

2. When the main system clock is stopped and the device is operating on the subsystem clock, wait until the oscillation stabilization time has been secured by the program before switching back to the main system clock.

**SUBSYSTEM CLOCK OSILLATOR CHARACTERISTICS** ( $T_A = -40$  to  $+85$  °C,  $V_{DD} = 2.0$  to  $6.0$  V)

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator		Oscillation frequency ( $f_x$ ) <sup>Note 1</sup>		32	32.768	35	kHz
		Oscillation stabilization time <sup>Note 2</sup>	$V_{DD} = 4.5$ to $6.0$ V		1.2	2	s
External clock		X1 input frequency ( $f_{XT}$ ) <sup>Note 1</sup>		32		100	kHz
		X1 input high-/low-level width ( $t_{XTH}/t_{XTL}$ )		5		15	μs

- Notes**
1. Only the oscillation characteristics are shown. See the AC characteristics for instruction execution times.
  2. This is the time required for oscillation to stabilize after  $V_{DD}$  has reached the MIN. of the oscillation voltage range.

**Cautions**

1. When the subsystem clock oscillator is used, the following should be noted concerning wiring in the area in the figure enclosed by broken lines to prevent the influence of wiring capacitance, etc.

- The wiring should be kept as short as possible.
  - No other signal lines should be crossed.
  - Keep away from lines carrying a high fluctuating current.
  - The oscillator capacitor grounding point should always be at the same potential as  $V_{SS}$ .
  - Do not connect to a ground pattern carrying a high current.
  - A signal should not be taken from the oscillator.
2. The subsystem clock oscillator is a low-amplitude circuit in order to achieve a low consumption current, and is more prone to misoperation due to noise than the main system clock oscillator. Particular care is therefore required with the wiring method when the subsystem clock is used.



**RECOMMENDED OSCILLATOR CONSTANT**

**MAIN SYSTEM CLOCK: CERAMIC RESONATOR (T<sub>A</sub> = -20 to +80°C)**

Manufacturer	Part Number	Frequency (MHz)	Recommended Circuit Constant		Oscillator Voltage Range	
			C1 (pF)	C2 (pF)	MIN. (V)	MAX. (V)
Kyocera Corp.	KBR-4.19MKS	4.19	Built-in	Built-in	2.0	6.0

**MAIN SYSTEM CLOCK: CERAMIC RESONATOR (T<sub>A</sub> = -40 to +85°C)**

Manufacturer	Part Number	Frequency (MHz)	Recommended Circuit Constant		Oscillator Voltage Range	
			C1 (pF)	C2 (pF)	MIN. (V)	MAX. (V)
Murata Mfg. Co., Ltd.	CST5.00MGW	5.0	Built-in	Built-in	2.7	6.0
	CSA5.00MG	5.0	30	30	2.7	6.0

★ **Caution** The oscillation circuit constants and oscillation voltage range indicate conditions for stable oscillation but do not guarantee accuracy of the oscillation frequency. If the application circuit requires accuracy of the oscillation frequency, it is necessary to set the oscillation frequency of the resonator in the application circuit. For this, it is necessary to directly contact the manufacturer of the resonator being used.

**CAPACITANCE (T<sub>A</sub> = 25 °C, V<sub>DD</sub> = V<sub>SS</sub> = 0 V)**

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	C <sub>IN</sub>	f = 1 MHz, unmeasured pins returned to 0 V.			15	pF
Input/output capacitance	C <sub>IO</sub>	f = 1 MHz. Unmeasured pins returned to 0.			15	pF
					P01-P06, P10-P17, P20-P27, P30-P37, P40- P47, P50-P57, P64-P67, P70-P72, P120-P127, P130, P131	20
		P60-P63				

**Remark** Unless specified otherwise, alternate function pin characteristics are the same as port pin characteristics.

DC Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 2.0 to 6.0 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit	
Input voltage, high	V <sub>IH1</sub>	P10-P17, P21, P23, P30-P32, P35-P37, P40-P47, P50-P57, P64-P67, P71, P120-P127, P130, P131	V <sub>DD</sub> = 2.7 to 6.0 V	0.7 V <sub>DD</sub>		V <sub>DD</sub>	V
				0.8 V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH2</sub>	P00-P06, P20, P22, P24-P27, P33, P34, P70, P72, RESET	V <sub>DD</sub> = 2.7 to 6.0 V	0.8 V <sub>DD</sub>		V <sub>DD</sub>	V
				0.85 V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH3</sub>	P60-P63 (N-ch open drain)	V <sub>DD</sub> = 2.7 to 6.0 V	0.7 V <sub>DD</sub>		15	V
				0.8 V <sub>DD</sub>		15	V
	V <sub>IH4</sub>	X1, X2	V <sub>DD</sub> = 2.7 to 6.0 V	V <sub>DD</sub> - 0.5		V <sub>DD</sub>	V
				V <sub>DD</sub> - 0.2		V <sub>DD</sub>	V
	V <sub>IH5</sub>	XT1/P07, XT2	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	0.8 V <sub>DD</sub>		V <sub>DD</sub>	V
			2.7 V ≤ V <sub>DD</sub> < 4.5 V	0.9 V <sub>DD</sub>		V <sub>DD</sub>	V
2.0 V ≤ V <sub>DD</sub> < 2.7 V <sup>Note</sup>			0.9 V <sub>DD</sub>		V <sub>DD</sub>	V	
Input voltage, low	V <sub>IL1</sub>	P10-P17, P21, P23, P30-P32, P35-P37, P40-P47, P50-P57, P64-P67, P71, P120-P127, P130, P131	V <sub>DD</sub> = 2.7 to 6.0 V	0		0.3 V <sub>DD</sub>	V
				0		0.2 V <sub>DD</sub>	V
	V <sub>IL2</sub>	P00-P06, P20, P22, P24-P27, P33, P34, P70, P72, RESET	V <sub>DD</sub> = 2.7 to 6.0 V	0		0.2 V <sub>DD</sub>	V
				0		0.15 V <sub>DD</sub>	V
	V <sub>IL3</sub>	P60-P63	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	0		0.3 V <sub>DD</sub>	V
			2.7 V ≤ V <sub>DD</sub> < 4.5 V	0		0.2 V <sub>DD</sub>	V
				0		0.1 V <sub>DD</sub>	V
	V <sub>IL4</sub>	X1, X2	V <sub>DD</sub> = 2.7 to 6.0 V	0		0.4	V
						0.2	V
	V <sub>IL5</sub>	XT1/P07, XT2	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	0		0.2 V <sub>DD</sub>	V
2.7 V ≤ V <sub>DD</sub> < 4.5 V			0		0.1 V <sub>DD</sub>	V	
2.0 V ≤ V <sub>DD</sub> < 2.7 V <sup>Note</sup>			0		0.1 V <sub>DD</sub>	V	
Output voltage, high	V <sub>OH1</sub>	V <sub>DD</sub> = 4.5 to 6.0 V, I <sub>OH</sub> = -1 mA	V <sub>DD</sub> - 1.0			V	
		I <sub>OH</sub> = -100 μA	V <sub>DD</sub> - 0.5			V	
Output voltage, low	V <sub>OL1</sub>	P50-P57, P60-P63	V <sub>DD</sub> = 4.5 to 6.0 V, I <sub>OL</sub> = 15 mA		0.4	2.0	V
		P01-P06, P10-P17, P20-P27, P30-P37, P40-P47, P64-P67, P70-P72, P120-P127, P130, P131	V <sub>DD</sub> = 4.5 to 6.0 V, I <sub>OL</sub> = 1.6 mA			0.4	V
	V <sub>OL2</sub>	SB0, SB1, SCK0	V <sub>DD</sub> = 4.5 to 6.0 V, N-ch open drain, with pull-up resistor (1 kΩ)			0.2 V <sub>DD</sub>	V
	V <sub>OL3</sub>	I <sub>OL</sub> = 400 μA				0.5	V

**Note** When using XT1/P07 pin as P07, the inverse phase of P07 should be input to XT2 using an inverter.

**Remark** Unless specified otherwise, alternate function pin characteristics are the same as port pin characteristics.

DC CHARACTERISTICS (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 2.0 to 6.0 V)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Input leakage current, high	I <sub>LIH1</sub>	V <sub>IN</sub> = V <sub>DD</sub>	P00-P06, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P72, P120-P127, P130, P131, RESET			3	μA
	I <sub>LIH2</sub>		X1, X2, XT1/P07, XT2			20	μA
	I <sub>LIH3</sub>	V <sub>IN</sub> = 15 V	P60-63			80	μA
Input leakage current, low	I <sub>LIL1</sub>	V <sub>IN</sub> = 0 V	P00-P06, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P64-P67, P70-P72, P120-P127, P130, P131, RESET			-3	μA
	I <sub>LIL2</sub>		X1, X2, XT1/P07, XT2			-20	μA
	I <sub>LIL3</sub>		P60-P63			-3 <sup>Note 1</sup>	μA
Output leakage current, high	I <sub>LOH1</sub>	V <sub>OUT</sub> = V <sub>DD</sub>				3	μA
Output leakage current, low	I <sub>LOL1</sub>	V <sub>OUT</sub> = 0 V				-3	μA
Software pull-up resistor <sup>Note 2</sup>	R <sub>2</sub>	V <sub>IN</sub> = 0 V, P01-P06, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P64-P67, P70-P72, P120-P127, P130, P131	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	15	40	90	kΩ
			2.7 V ≤ V <sub>DD</sub> < 4.5 V	20		500	kΩ

- Notes**
- For P60 to P63, a low-level input leak current of -200 μA (MAX.) flows only during the 1.5 clocks (no-wait time) after an instruction has been executed to read out port 6 (P6) or port mode register 6 (PM6). Outside the period of 1.5 clocks following executing a read-out instruction, the current is -3 μA (MAX.).
  - A software pull-up resistor can only be used in the range V<sub>DD</sub> = 2.7 to 6.0 V.

**Remark** Unless specified otherwise, alternate function pin characteristics are the same as port pin characteristics.

DC CHARACTERISTICS (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 2.0 to 6.0 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Supply current <sup>Note 1</sup>	I <sub>DD1</sub>	5.0 MHz crystal oscillation operating mode (f <sub>xx</sub> = 2.5 MHz) <sup>Note 2</sup>	V <sub>DD</sub> = 5.0V±10% <sup>Note 5</sup>	5	15	mA
			V <sub>DD</sub> = 3.0V±10% <sup>Note 6</sup>	0.7	2.1	mA
			V <sub>DD</sub> = 2.2V±10% <sup>Note 6</sup>	0.4	1.2	mA
		5.0 MHz crystal oscillation operating mode (f <sub>xx</sub> = 5.0 MHz) <sup>Note 3</sup>	V <sub>DD</sub> = 5.0V±10% <sup>Note 5</sup>	9.0	27.0	mA
			V <sub>DD</sub> = 3.0V±10% <sup>Note 6</sup>	1.0	3.0	mA
		I <sub>DD2</sub>	5.0 MHz crystal oscillation HALT mode (f <sub>xx</sub> = 2.5 MHz) <sup>Note 2</sup>	V <sub>DD</sub> = 5.0V±10%	1.4	4.2
	V <sub>DD</sub> = 3.0V±10%			0.5	1.5	mA
	5.0 MHz crystal oscillation HALT mode (f <sub>xx</sub> = 5.0 MHz) <sup>Note 3</sup>		V <sub>DD</sub> = 2.2V±10%	280	840	μA
			V <sub>DD</sub> = 5.0V±10%	1.6	4.8	mA
	I <sub>DD3</sub>	32.768 kHz crystal oscillation operating mode <sup>Note 4</sup>	V <sub>DD</sub> = 3.0V±10%	0.65	1.95	mA
			V <sub>DD</sub> = 5.0V±10%	135	270	μA
			V <sub>DD</sub> = 2.2V±10%	70	140	μA
	I <sub>DD4</sub>	32.768 kHz crystal oscillation HALT mode <sup>Note 4</sup>	V <sub>DD</sub> = 5.0V±10%	25	55	μA
			V <sub>DD</sub> = 3.0V±10%	5	15	μA
			V <sub>DD</sub> = 2.2V±10%	2.5	12.5	μA
★ I <sub>DD5</sub>	XT1 = V <sub>DD</sub> STOP mode Feedback resistor used	V <sub>DD</sub> = 5.0V±10%	1	30	μA	
		V <sub>DD</sub> = 3.0V±10%	0.5	10	μA	
		V <sub>DD</sub> = 2.2V±10%	0.3	10	μA	
★ I <sub>DD6</sub>	XT1 = V <sub>DD</sub> STOP mode Feedback resistor not used	V <sub>DD</sub> = 5.0V±10%	0.1	30	μA	
		V <sub>DD</sub> = 3.0V±10%	0.05	10	μA	
		V <sub>DD</sub> = 2.2V±10%	0.05	10	μA	

- Notes**
1. Current flowing in V<sub>DD</sub> and AV<sub>DD</sub> pins. However, current flowing in A/D converter, D/A converter, or on-chip pull-up resistors is not included.
  2. Main system clock: f<sub>xx</sub> = f<sub>x</sub>/2 operation (when oscillation mode selection register (OSMS) is set to 00H).
  3. Main system clock: f<sub>xx</sub> = f<sub>x</sub> operation (when OSMS is set to 01H).
  4. When the main system clock is stopped.
  5. High-speed mode operation (when processor clock control register (PCC) is set to 00H).
  6. Low-speed mode operation (when PCC is set to 04H).

AC CHARACTERISTICS


(1) Basic Operation (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 2.0 to 6.0 V)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Cycle time (minimum instruction execution time)	T <sub>CY</sub>	Operating on main system clock (f <sub>XX</sub> = 2.5 MHz) <sup>Note 1</sup>	V <sub>DD</sub> = 2.7 to 6.0 V	0.8		64	μs
				2.2		64	μs
		Operating on main system clock (f <sub>XX</sub> = 5.0 MHz) <sup>Note 2</sup>	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	0.4		32	μs
			2.7 V ≤ V <sub>DD</sub> < 4.5 V	0.8		32	μs
		Operating on subsystem clock	40 <sup>Note 3</sup>	122	125	μs	
TI00 input high- /low level width	t <sub>TH00</sub> , t <sub>TIL00</sub>	3.5 V ≤ V <sub>DD</sub> ≤ 6.0 V		<sup>Note 4</sup> 2/f <sub>sam</sub> +0.1			μs
		2.7 V ≤ V <sub>DD</sub> ≤ 3.5 V		<sup>Note 4</sup> 2/f <sub>sam</sub> +0.2			μs
				<sup>Note 4</sup> 2/f <sub>sam</sub> +0.5			μs
TI01 input high- /low level width	t <sub>TH01</sub> , t <sub>TIL01</sub>	V <sub>DD</sub> = 2.7 to 6.0 V		10			μs
				20			μs
TI1, TI2 input frequency	f <sub>TI1</sub>	V <sub>DD</sub> = 4.5 to 6.0 V		0		4	MHz
				0		275	kHz
TI1, TI2, input high-/low-level width	t <sub>TIH1</sub> , t <sub>TIL1</sub>	V <sub>DD</sub> = 4.5 to 6.0 V		100			ns
				1.8			μs
Interrupt request input high-/low- level width	t <sub>INTH</sub> t <sub>INTL</sub>	INTP0	3.5 V ≤ V <sub>DD</sub> < 6.0 V	<sup>Note 4</sup> 2/f <sub>sam</sub> +0.1			μs
			2.7 V ≤ V <sub>DD</sub> < 3.5 V	<sup>Note 4</sup> 2/f <sub>sam</sub> +0.2			μs
			<sup>Note 4</sup> 2/f <sub>sam</sub> +0.5			μs	
			INTP1-INTP6, KR0-KR7	V <sub>DD</sub> = 2.7 to 6.0 V	10		
				20			μs
RESET low-level width	t <sub>RSL</sub>	V <sub>DD</sub> = 2.7 to 6.0 V		10			μs
				20			μs


- Notes**
1. Main system clock: f<sub>XX</sub> = f<sub>X</sub>/2 operation (when oscillation mode selection register (OSMS) is set to 00H).
  2. Main system clock: f<sub>XX</sub> = f<sub>X</sub> operation (when OSMS is set to 01H).
  3. The value when an external clock is used. When using a crystal resonator, it is 114 μs (MIN.).
  4. f<sub>sam</sub> can be selected as f<sub>XX</sub>/2<sup>N</sup>, f<sub>XX</sub>/32, f<sub>XX</sub>/64, or f<sub>XX</sub>/128 by bits 0 and 1 (SCS0 and SCS1) of the sampling clock selection register (SCS) (N = 0 to 4).

★

$T_{CY}$  vs  $V_{DD}$  (Main System Clock,  $f_{XX} = f_X/2$ )



$T_{CY}$  vs  $V_{DD}$  (Main System Clock,  $f_{XX} = f_X$ )



(2) Read/Write Operations

(a) When MCS = 1, PCC2 to PCC0 = 000B (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 4.5 to 6.0 V)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ASTB high-level width	t <sub>ASTH</sub>		0.85t <sub>cy</sub> - 50		ns
Address setup time	t <sub>ADS</sub>		0.85t <sub>cy</sub> - 50		ns
Address hold time	t <sub>ADH</sub>		50		ns
Data input time from address	t <sub>ADD1</sub>			(2.85 + 2n)t <sub>cy</sub> - 80	ns
	t <sub>ADD2</sub>			(4 + 2n)t <sub>cy</sub> - 100	ns
Data input time from $\overline{RD}\downarrow$	t <sub>RDD1</sub>			(2 + 2n)t <sub>cy</sub> - 100	ns
	t <sub>RDD2</sub>			(2.85 + 2n)t <sub>cy</sub> - 100	ns
Read data hold time	t <sub>RDH</sub>		0		ns
$\overline{RD}$ low-level width	t <sub>RDL1</sub>		(2 + 2n)t <sub>cy</sub> - 60		ns
	t <sub>RDL2</sub>		(2.85 + 2n)t <sub>cy</sub> - 60		ns
$\overline{WAIT}\downarrow$ input time from $\overline{RD}\downarrow$	t <sub>RDWT1</sub>			0.85t <sub>cy</sub> - 50	ns
	t <sub>RDWT2</sub>			2t <sub>cy</sub> - 60	ns
$\overline{WAIT}\downarrow$ input time from $\overline{WR}\downarrow$	t <sub>WRWT</sub>			2t <sub>cy</sub> - 60	ns
$\overline{WAIT}$ low-level width	t <sub>WTL</sub>		(1.15 + 2n)t <sub>cy</sub>	(2 + 2n)t <sub>cy</sub>	ns
Write data setup time	t <sub>WDS</sub>		(2.85 + 2n)t <sub>cy</sub> - 100		ns
Write data hold time	t <sub>WDH</sub>		20		ns
$\overline{WR}$ low-level width	t <sub>WRL1</sub>		(2.85 + 2n)t <sub>cy</sub> - 60		ns
$\overline{RD}\downarrow$ delay time from $\overline{ASTB}\downarrow$	t <sub>ASTRD</sub>		25		ns
$\overline{WR}\downarrow$ delay time from $\overline{ASTB}\downarrow$	t <sub>ASTWR</sub>		0.85t <sub>cy</sub> + 20		ns
ASTB $\uparrow$ delay time from $\overline{RD}\uparrow$ in external fetch	t <sub>RDAST</sub>		0.85t <sub>cy</sub> - 10	1.15t <sub>cy</sub> + 20	ns
Address hold time from $\overline{RD}\uparrow$ in external fetch	t <sub>RDADH</sub>		0.85t <sub>cy</sub> - 50	1.15t <sub>cy</sub> + 50	ns
Write data output time from $\overline{RD}\uparrow$	t <sub>RDWD</sub>		40		ns
Write data output time from $\overline{WR}\downarrow$	t <sub>WRWD</sub>		0	50	ns
Address hold time from $\overline{WR}\uparrow$	t <sub>WRADH</sub>		0.85t <sub>cy</sub>	1.15t <sub>cy</sub> + 40	ns
$\overline{RD}\uparrow$ delay time from $\overline{WAIT}\uparrow$	t <sub>WTRD</sub>		1.15t <sub>cy</sub> + 40	3.15t <sub>cy</sub> + 40	ns
$\overline{WR}\uparrow$ delay time from $\overline{WAIT}\uparrow$	t <sub>WTWR</sub>		1.15t <sub>cy</sub> + 30	3.15t <sub>cy</sub> + 30	ns

- Remarks**
1. MCS: Bit 0 of the oscillation mode selection register (OSMS)
  2. PCC2 to PCC0: Bit 2 to bit 0 of the processor clock control register (PCC)
  3. t<sub>cy</sub> = T<sub>cy</sub>/4
  4. n indicates the number of waits.

(b) Except when MCS = 1, PCC2 to PCC0 = 000B (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 2.0 to 6.0 V)

(1/2)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ASTB high-level width	t <sub>ASTH</sub>	V <sub>DD</sub> = 2.7 to 6.0V	t <sub>cy</sub> - 80		ns
			t <sub>cy</sub> - 150		ns
Address setup time	t <sub>ADS</sub>	V <sub>DD</sub> = 2.7 to 6.0V	t <sub>cy</sub> - 80		ns
			t <sub>cy</sub> - 150		ns
Address hold time	t <sub>ADH</sub>	V <sub>DD</sub> = 2.7 to 6.0V	0.4t <sub>cy</sub> - 10		ns
			0.37t <sub>cy</sub> - 40		ns
Data input time from address	t <sub>ADD1</sub>	V <sub>DD</sub> = 2.7 to 6.0V		(3 + 2n)t <sub>cy</sub> - 160	ns
				(3 + 2n)t <sub>cy</sub> - 320	ns
	t <sub>ADD2</sub>	V <sub>DD</sub> = 2.7 to 6.0V		(4 + 2n)t <sub>cy</sub> - 200	ns
				(4 + 2n)t <sub>cy</sub> - 300	ns
Data input time from $\overline{RD}\downarrow$	t <sub>RDD1</sub>	V <sub>DD</sub> = 2.7 to 6.0V		(1.4 + 2n)t <sub>cy</sub> - 70	ns
				(1.37 + 2n)t <sub>cy</sub> - 120	ns
	t <sub>RDD2</sub>	V <sub>DD</sub> = 2.7 to 6.0V		(2.4 + 2n)t <sub>cy</sub> - 70	ns
				(2.37 + 2n)t <sub>cy</sub> - 120	ns
Read data hold time	t <sub>RDH</sub>		0		ns
$\overline{RD}$ low-level width	t <sub>RDL1</sub>	V <sub>DD</sub> = 2.7 to 6.0V	(1.4 + 2n)t <sub>cy</sub> - 20		ns
			(1.37 + 2n)t <sub>cy</sub> - 20		ns
	t <sub>RDL2</sub>	V <sub>DD</sub> = 2.7 to 6.0V	(2.4 + 2n)t <sub>cy</sub> - 20		ns
			(2.37 + 2n)t <sub>cy</sub> - 20		ns
$\overline{WAIT}\downarrow$ input time from $\overline{RD}\downarrow$	t <sub>RDWT1</sub>	V <sub>DD</sub> = 2.7 to 6.0V		t <sub>cy</sub> - 100	ns
				t <sub>cy</sub> - 200	ns
	t <sub>RDWT2</sub>	V <sub>DD</sub> = 2.7 to 6.0V		2t <sub>cy</sub> - 100	ns
				2t <sub>cy</sub> - 200	ns
$\overline{WAIT}\downarrow$ input time from $\overline{WR}\downarrow$	t <sub>WRWT</sub>	V <sub>DD</sub> = 2.7 to 6.0V		2t <sub>cy</sub> - 100	ns
				2t <sub>cy</sub> - 200	ns
$\overline{WAIT}$ low-level width	t <sub>WTL</sub>		(1 + 2n)t <sub>cy</sub>	(2 + 2n)t <sub>cy</sub>	ns
Write data setup time	t <sub>WDS</sub>	V <sub>DD</sub> = 2.7 to 6.0V	(2.4 + 2n)t <sub>cy</sub> - 60		ns
			(2.37 + 2n)t <sub>cy</sub> - 100		ns
Write data hold time	t <sub>WDH</sub>		20		ns
$\overline{WR}$ low-level width	t <sub>WRL1</sub>	V <sub>DD</sub> = 2.7 to 6.0V	(2.4 + 2n)t <sub>cy</sub> - 20		ns
			(2.37 + 2n)t <sub>cy</sub> - 20		ns

- Remarks**
1. MCS: Bit 0 of the oscillation mode selection register (OSMS)
  2. PCC2 to PCC0: Bit 2 to bit 0 of the processor clock control register (PCC)
  3. t<sub>cy</sub> = T<sub>cy</sub>/4
  4. n indicates the number of waits.



(b) Except when MCS = 1, PCC2 to PCC0 = 000B (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 2.0 to 6.0 V)

(2/2)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
$\overline{RD}\downarrow$ delay time from $\overline{ASTB}\downarrow$	t <sub>ASTRD</sub>	V <sub>DD</sub> = 2.7 to 6.0V	0.4t <sub>cy</sub> - 30		ns
			0.37t <sub>cy</sub> - 50		ns
$\overline{WR}\downarrow$ delay time from $\overline{ASTB}\downarrow$	t <sub>ASTWR</sub>	V <sub>DD</sub> = 2.7 to 6.0V	1.4t <sub>cy</sub> - 30		ns
			1.37t <sub>cy</sub> - 50		ns
ASTB↑ delay time from $\overline{RD}\uparrow$ in external fetch	t <sub>RDAST</sub>		t <sub>cy</sub> - 10	t <sub>cy</sub> + 20	ns
Address hold time from $\overline{RD}\uparrow$ in external fetch	t <sub>RDADH</sub>		t <sub>cy</sub> - 50	t <sub>cy</sub> + 50	ns
Write data output time from $\overline{RD}\uparrow$	t <sub>RDWD</sub>	V <sub>DD</sub> = 2.7 to 6.0V	0.4t <sub>cy</sub> - 20		ns
			0.37t <sub>cy</sub> - 40		ns
Write data output time from $\overline{WR}\downarrow$	t <sub>WRWD</sub>	V <sub>DD</sub> = 2.7 to 6.0V	0	60	ns
			0	120	ns
Address hold time from $\overline{WR}\uparrow$	t <sub>WRADH</sub>	V <sub>DD</sub> = 2.7 to 6.0V	t <sub>cy</sub>	t <sub>cy</sub> + 60	ns
			t <sub>cy</sub>	t <sub>cy</sub> + 120	ns
$\overline{RD}\uparrow$ delay time from $\overline{WAIT}\uparrow$	t <sub>WTRD</sub>	V <sub>DD</sub> = 2.7 to 6.0V	0.6t <sub>cy</sub> + 180	2.6t <sub>cy</sub> + 180	ns
			0.63t <sub>cy</sub> + 350	2.63t <sub>cy</sub> + 350	ns
$\overline{WR}\uparrow$ delay time from $\overline{WAIT}\uparrow$	t <sub>WTWR</sub>	V <sub>DD</sub> = 2.7 to 6.0V	0.6t <sub>cy</sub> + 120	2.6t <sub>cy</sub> + 120	ns
			0.63t <sub>cy</sub> + 240	2.63t <sub>cy</sub> + 240	ns

- Remarks**
1. MCS: Bit 0 of the oscillation mode selection register (OSMS)
  2. PCC2 to PCC0: Bit 2 to bit 0 of the processor clock control register (PCC)
  3. t<sub>cy</sub> = T<sub>cy</sub>/4
  4. n indicates the number of waits.

(3) Serial Interface (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 2.0 to 6.0 V)

(a) Serial interface channel 0

(i) 3-wire serial I/O mode ( $\overline{\text{SCK0}}$  ... internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK0}}$ cycle time	t <sub>KCY1</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	800			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	1600			ns
			3200			ns
$\overline{\text{SCK0}}$ high-/low-level width	t <sub>KH1</sub> , t <sub>KL1</sub>	V <sub>DD</sub> = 4.5 to 6.0 V	(t <sub>KCY1</sub> /2)-50			ns
			(t <sub>KCY1</sub> /2)-100			ns
SI0 setup time (to $\overline{\text{SCK0}}\uparrow$ )	t <sub>SIK1</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	100			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	150			ns
			300			ns
SI0 hold time (from $\overline{\text{SCK0}}\uparrow$ )	t <sub>KSI1</sub>		400			ns
SO0 output delay time from $\overline{\text{SCK0}}\downarrow$	t <sub>KSO1</sub>	C = 100pF <sup>Note</sup>			300	ns

**Note** C is the SO0 output line load capacitance.

(ii) 3-wire serial I/O mode ( $\overline{\text{SCK0}}$  ... external clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK0}}$ cycle time	t <sub>KCY2</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	800			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	1600			ns
			3200			ns
$\overline{\text{SCK0}}$ high-/low-level width	t <sub>KH2</sub> , t <sub>KL2</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	400			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	800			ns
			1600			ns
SI0 setup time (to $\overline{\text{SCK0}}\uparrow$ )	t <sub>SIK2</sub>		100			ns
SI0 hold time (from $\overline{\text{SCK0}}\uparrow$ )	t <sub>KSI2</sub>		400			ns
SO0 output delay time from $\overline{\text{SCK0}}\downarrow$	t <sub>KSO2</sub>	C = 100 pF <sup>Note</sup>			300	ns
$\overline{\text{SCK0}}$ rise, fall time	t <sub>R2</sub> , t <sub>F2</sub>	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

**Note** C is the SO0 output line load capacitance.

(iii) 2-wire serial I/O mode ( $\overline{\text{SCK0}}$  ... internal clock output)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK0}}$ cycle time	$t_{\text{KCY3}}$	R = 1 kΩ, C = 100 pF <sup>Note</sup>	V <sub>DD</sub> = 4.5 to 6.0 V	1600			ns
				3200			ns
$\overline{\text{SCK0}}$ high-level width	$t_{\text{KH3}}$		V <sub>DD</sub> = 2.7 to 6.0 V	( $t_{\text{KCY3}}/2$ )-160			ns
				( $t_{\text{KCY3}}/2$ )-190			ns
$\overline{\text{SCK0}}$ low-level width	$t_{\text{KL3}}$		V <sub>DD</sub> = 4.5 to 6.0 V	( $t_{\text{KCY3}}/2$ )-50			ns
				( $t_{\text{KCY3}}/2$ )-100			ns
SB0, SB1 setup time (to $\overline{\text{SCK0}}\uparrow$ )	$t_{\text{SIK3}}$		4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	300			ns
			2.7 V ≤ V <sub>DD</sub> < 4.5 V	350			ns
				400			ns
SB0, SB1 hold time (from $\overline{\text{SCK0}}\uparrow$ )	$t_{\text{KSI3}}$			600			ns
SB0, SB1 output delay time from $\overline{\text{SCK0}}\downarrow$	$t_{\text{KSO3}}$			0		300	ns

**Note** R and C are the  $\overline{\text{SCK0}}$ , SB0 and SB1 output line load resistance and load capacitance.

(iv) 2-wire serial I/O mode ( $\overline{\text{SCK0}}$  ... external clock input)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK0}}$ cycle time	$t_{\text{KCY4}}$	V <sub>DD</sub> = 2.7 to 6.0 V		1600			ns
				3200			ns
$\overline{\text{SCK0}}$ high-level width	$t_{\text{KH4}}$	V <sub>DD</sub> = 2.7 to 6.0 V		650			ns
				1300			ns
$\overline{\text{SCK0}}$ low-level width	$t_{\text{KL4}}$	V <sub>DD</sub> = 2.7 to 6.0 V		800			ns
				1600			ns
SB0, SB1 setup time (to $\overline{\text{SCK0}}\uparrow$ )	$t_{\text{SIK4}}$			100			ns
SB0, SB1 hold time (from $\overline{\text{SCK0}}\uparrow$ )	$t_{\text{KSI4}}$			$t_{\text{KCY4}}/2$			ns
SB0, SB1 output delay time from $\overline{\text{SCK0}}\downarrow$	$t_{\text{KSO4}}$	R = 1 kΩ, C = 100 pF <sup>Note</sup>	V <sub>DD</sub> = 4.5 to 6.0 V	0		300	ns
				0		500	ns
$\overline{\text{SCK0}}$ rise, fall time	$t_{\text{R4}},$ $t_{\text{F4}}$	When using external device expansion function				160	ns
		When not using external device expansion function				1000	ns

**Note** R and C are the SB0 and SB1 output line load resistance and load capacitance.

(v) I<sup>2</sup>C bus mode (SCL ... internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCL cycle time	t <sub>KCY5</sub>	R = 1 kΩ, C = 100 pF <sup>Note</sup>	V <sub>DD</sub> = 2.7 to 6.0 V	10		μs
				20		μs
SCL high-level width	t <sub>KH5</sub>		V <sub>DD</sub> = 2.7 to 6.0 V	t <sub>KCY5</sub> -160		ns
				t <sub>KCY5</sub> -190		ns
SCL low-level width	t <sub>KL5</sub>		V <sub>DD</sub> = 4.5 to 6.0 V	t <sub>KCY5</sub> -50		ns
				t <sub>KCY5</sub> -100		ns
SDA0, SDA1 setup time (to SCL↑)	t <sub>SIK5</sub>		V <sub>DD</sub> = 2.7 to 6.0 V	200		ns
				300		ns
SDA0, SDA1 hold time (from SCL↓)	t <sub>KSI5</sub>			0		ns
SD0, SD1 output delay time from SCL↓	t <sub>KSO5</sub>	V <sub>DD</sub> = 4.5 to 6.0 V		0	300	ns
				0	500	ns
SDA0, SDA1↓ from SCL↑ or SDA0, SDA1↑ from SCL↑	t <sub>KSB</sub>			200		ns
SCL↓ from SDA0, SDA1↓	t <sub>SBK</sub>		400		ns	
SDA0, SDA1 high-level width	t <sub>SBH</sub>		500		ns	

**Note** R and C are the SCL, SDA0 and SDA1 output line load resistance and load capacitance.

(vi) I<sup>2</sup>C mode (SCL ... external clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCL cycle time	t <sub>KCY6</sub>		1000			ns
SCL high-/low-level width	t <sub>KH6</sub> , t <sub>KL6</sub>		400			ns
SDA0, SDA1 setup time (to SCL↑)	t <sub>SIK6</sub>		200			ns
SDA0, SDA1 hold time (from SCL↓)	t <sub>KSI6</sub>		0			ns
SD0, SD1 output delay time from SCL↓	t <sub>KSO5</sub>	R = 1 kΩ, C = 100 pF <sup>Note</sup>	V <sub>DD</sub> = 4.5 to 6.0 V	0	300	ns
				0	500	ns
SDA0, SDA1↓ from SCL↑ or SDA0, SDA1↑ from SCL↑	t <sub>KSB</sub>		200			ns
SCL↓ from SDA0, SDA1↓	t <sub>SBK</sub>		400			ns
SDA0, SDA1 high-level width	t <sub>SBH</sub>		500			ns
SCL rise, fall time	t <sub>R6</sub> , t <sub>F6</sub>	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

**Note** R and C are the SDA0 and SDA1 output line load resistance and load capacitance.

(b) Serial interface channel 1

(i) 3-wire serial I/O mode ( $\overline{\text{SCK1}}$ ...internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK1}}$ cycle time	$t_{\text{KCY7}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 6.0 \text{ V}$	800			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	1600			ns
			3200			ns
$\overline{\text{SCK1}}$ high-/low-level width	$t_{\text{KH7}},$ $t_{\text{KL7}}$	$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$	$(t_{\text{KCY7}}/2)-50$			ns
			$(t_{\text{KCY7}}/2)-100$			ns
SI1 setup time (to $\overline{\text{SCK1}}\uparrow$ )	$t_{\text{SIK7}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 6.0 \text{ V}$	100			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	150			ns
			300			ns
SI1 hold time (to $\overline{\text{SCK1}}\uparrow$ )	$t_{\text{KSI7}}$		400			ns
SO1 output delay time from $\overline{\text{SCK1}}\downarrow$	$t_{\text{KS07}}$	$C = 100 \text{ pF}^{\text{Note}}$			300	ns

**Note** C is the SO1 output line load capacitance.

(ii) 3-wire serial I/O mode ( $\overline{\text{SCK1}}$ ...external clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK1}}$ cycle time	$t_{\text{KCY8}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 6.0 \text{ V}$	800			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	1600			ns
			3200			ns
$\overline{\text{SCK1}}$ high-/low-level width	$t_{\text{KH8}},$ $t_{\text{KL8}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 6.0 \text{ V}$	400			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	800			ns
			1600			ns
SI1 setup time (to $\overline{\text{SCK1}}\uparrow$ )	$t_{\text{SIK8}}$		100			ns
SI1 hold time (to $\overline{\text{SCK1}}\uparrow$ )	$t_{\text{KSI8}}$		400			ns
SO1 output delay time from $\overline{\text{SCK1}}$	$t_{\text{KS08}}$	$C = 100 \text{ pF}^{\text{Note}}$			300	ns
$\overline{\text{SCK1}}$ rise, fall time	$t_{\text{R8}},$ $t_{\text{F8}}$	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

**Note** C is the SO1 output line load capacitance.

(iii) Automatic transmit/receive function 3-wire serial I/O mode ( $\overline{\text{SCK1}}$  ... internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK1}}$ cycle time	$t_{\text{KCY9}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 6.0 \text{ V}$	800			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	1600			ns
			3200			ns
$\overline{\text{SCK1}}$ high-/low-level width	$t_{\text{KH9}},$ $t_{\text{KL9}}$	$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$	$(t_{\text{KCY9}}/2)-50$			ns
			$(t_{\text{KCY9}}/2)-100$			ns
SI1 setup time (to $\overline{\text{SCK1}}\uparrow$ )	$t_{\text{SIK9}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 6.0 \text{ V}$	100			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	150			ns
			300			ns
SI1 hold time (from $\overline{\text{SCK1}}\uparrow$ )	$t_{\text{KSI9}}$		400			ns
SO1 output delay time from $\overline{\text{SCK1}}\downarrow$	$t_{\text{KSO9}}$	$C = 100 \text{ pF}^{\text{Note}}$			300	ns
STB $\uparrow$ from $\overline{\text{SCK1}}\uparrow$	$t_{\text{SBD}}$		$(t_{\text{KCY9}}/2)-100$		$t_{\text{KCY9}}/2+100$	ns
Strobe signal high-level width	$t_{\text{SBW}}$	$V_{\text{DD}} = 2.7 \text{ to } 6.0 \text{ V}$	$t_{\text{KCY9}}-30$		$t_{\text{KCY9}}+30$	ns
			$t_{\text{KCY9}}-60$		$t_{\text{KCY9}}+60$	ns
Busy signal setup time (to busy signal detection timing)	$t_{\text{BYS}}$		100			ns
Busy signal hold time (from busy signal detection timing)	$t_{\text{BYH}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 6.0 \text{ V}$	100			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	150			ns
			200			ns
$\overline{\text{SCK1}}\downarrow$ from busy inactivation	$t_{\text{SPS}}$				$2t_{\text{KCY9}}$	ns

**Note** C is the SO1 output line load capacitance.

(iv) Automatic transmit/receive function 3-wire serial I/O mode ( $\overline{\text{SCK1}}$  ... external clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK1}}$ cycle time	$t_{\text{KCY10}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 6.0 \text{ V}$	800			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	1600			ns
			3200			ns
$\overline{\text{SCK1}}$ high-/low-level width	$t_{\text{KH10}},$ $t_{\text{KL10}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 6.0 \text{ V}$	400			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	800			ns
			1600			ns
SI1 setup time (to $\overline{\text{SCK1}}\uparrow$ )	$t_{\text{SIK10}}$		100			ns
SI1 hold time (from $\overline{\text{SCK1}}\uparrow$ )	$t_{\text{KSI10}}$		400			ns
SO output delay time from $\overline{\text{SCK1}}\downarrow$	$t_{\text{KSO10}}$	$C = 100 \text{ pF}^{\text{Note}}$			300	ns
$\overline{\text{SCK1}}$ rise, fall time	$t_{\text{R10}},$ $t_{\text{F10}}$	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

**Note** C is the SO1 output line load capacitance.

★

(c) Serial interface channel 2

(i) 3-wire serial I/O mode ( $\overline{\text{SCK2}}$ ...internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK2}}$ cycle time	$t_{\text{KCY11}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 6.0 \text{ V}$	800			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	1600			ns
			3200			ns
$\overline{\text{SCK2}}$ high-/low-level width	$t_{\text{KH11}},$ $t_{\text{KL11}}$	$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$	$(t_{\text{KCY11}}/2)-50$			ns
			$(t_{\text{KCY11}}/2)-100$			ns
SI2 setup time (to $\overline{\text{SCK2}}\uparrow$ )	$t_{\text{SIK11}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 6.0 \text{ V}$	100			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	150			ns
			300			ns
SI2 hold time (to $\overline{\text{SCK2}}\uparrow$ )	$t_{\text{KSI11}}$		400			ns
SO2 output delay time from $\overline{\text{SCK2}}\downarrow$	$t_{\text{KSO11}}$	$C = 100 \text{ pF}^{\text{Note}}$			300	ns

**Note** C is the SO2 output line load capacitance.


(ii) UART mode (Dedicated baud rate generator output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		$4.5 \text{ V} \leq V_{\text{DD}} \leq 6.0 \text{ V}$			78125	bps
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$			39063	bps
					19531	bps



(iii) UART mode (External clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
ASCK cycle time	$t_{\text{KCY12}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 6.0 \text{ V}$	800			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	1600			ns
			3200			ns
ASCK high-/low-level width	$t_{\text{KH12}},$ $t_{\text{KL12}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 6.0 \text{ V}$	400			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	800			ns
			1600			ns
Transfer rate		$4.5 \text{ V} \leq V_{\text{DD}} \leq 6.0 \text{ V}$			39063	bps
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$			19531	bps
					9766	bps
$\overline{\text{SCK}}$ rise, fall time	$t_{\text{R12}},$ $t_{\text{F12}}$	$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$ , when not using external device expansion function			1000	ns
					160	ns



AC Timing Test Point (Excluding X1, XT1 Input)



Clock Timing




TI Timing






Read/Write Operations


External fetch (no wait):




External fetch (wait insertion):



External data access (no wait):




External data access (wait insertion):




Serial Transfer Timing

3-wire serial I/O mode:




Remark  $m = 1, 2, 7, 8, 11$   
 $n = 2, 8$


2-wire serial I/O mode:




I<sup>2</sup>C bus mode:



Automatic transmit/receive function 3-wire serial I/O mode:




Automatic transmit/receive function 3-wire serial I/O mode (busy processing):



**Note** The signal is not actually low here, but is represented in this way to show the timing.

UART mode (external Clock Input):



**A/D Converter Characteristics** (T<sub>A</sub> = -40 to +85 °C, AV<sub>DD</sub> = V<sub>DD</sub> = 2.7 to 6.0 V, AV<sub>SS</sub> = V<sub>SS</sub> = 0 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Resolution			8	8	8	bit
Total error <sup>Note</sup>		2.7 V ≤ AV <sub>REF0</sub> ≤ AV <sub>DD</sub>			1.4	%
Conversion time	t <sub>CONV</sub>		19.1		200	μs
Sampling time	t <sub>SAMP</sub>		12/f <sub>XX</sub>			μs
Analog input voltage	V <sub>IAN</sub>		AV <sub>SS</sub>		AV <sub>REF0</sub>	V
Reference voltage	AV <sub>REF0</sub>		2.7		AV <sub>DD</sub>	V
AV <sub>REF0</sub> -AV <sub>SS</sub> resistance	R <sub>AIREF0</sub>		4			kΩ

**Note** Excluding quantization error (±1/2 LSB). Shown as a percentage of the full scale value.

**Remark** f<sub>XX</sub> : Main system clock frequency (fx or fx/2)

f<sub>x</sub> : Main system clock oscillator frequency

**D/A Converter Characteristics** (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 2.0 to 6.0 V, AV<sub>SS</sub> = V<sub>SS</sub> = 0 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Resolution					8	bit
Total error		R = 2 MΩ <sup>Note 1</sup>			1.2	%
		R = 4 MΩ <sup>Note 1</sup>			0.8	%
		R = 10 MΩ <sup>Note 1</sup>			0.6	%
Settling time		C = 30 pF <sup>Note 1</sup>	4.5 V ≤ AV <sub>REF1</sub> ≤ 6.0 V		10	μs
			2.7 V ≤ AV <sub>REF1</sub> < 4.5 V		15	μs
			2.0 V ≤ AV <sub>REF1</sub> < 2.7 V		20	μs
Output resistor	R <sub>O</sub>	<b>Note 2</b>		10		kΩ
Analog reference voltage	AV <sub>REF1</sub>		2.0		V <sub>DD</sub>	V
AV <sub>REF1</sub> - AV <sub>SS</sub> resistance	R <sub>AIREF1</sub>	DACS0, DACS1 = 55H <sup>Note 2</sup>	4	8		kΩ

**Notes** 1. R and C are the D/A converter output pin load resistance and load capacitance.

2. Value for one D/A converter channel.

**Remark** DACS0, DACS1: D/A conversion value setting register 0, 1.

**DATA MEMORY STOP MODE LOW SUPPLY VOLTAGE DATA RETENTION CHARACTERISTICS**


( $T_A = -40$  to  $+85$  °C)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	$V_{DDDR}$		1.8		6.0	V
Data retention supply current	$I_{DDDR}$	$V_{DDDR} = 1.8$ V Subsystem clock stopped, feedback resistor disconnected		0.1	10	μA
Release signal setup time	$t_{SREL}$		0			μs
Oscillation stabilization wait time	$t_{WAIT}$	Release by $\overline{RESET}$		$2^{17}/f_x$		ms
		Release by interrupt request		<b>Note</b>		ms


**Note**  $2^{12}/f_{xx}$ , or  $2^{14}/f_{xx}$  through  $2^{17}/f_{xx}$  can be selected by bits 0 to 2 (OSTS0 to OSTS2) of the oscillation stabilization time selection register (OSTS).

**Remark**  $f_{xx}$  : Main system clock frequency (fx or fx/2)  
 $f_x$  : Main system clock oscillator frequency


**Data Retention Timing (STOP mode release by  $\overline{RESET}$ )**




**Data Retention Timing (STOP mode release by standby release signal: interrupt request signal)**



Interrupt Request Input Timing



$\overline{\text{RESET}}$  Input Timing



PROM PROGRAMMING CHARACTERISTICS

DC Characteristics

(1) PROM Write Mode ( $T_A = 25 \pm 5 \text{ }^\circ\text{C}$ ,  $V_{DD} = 6.5 \pm 0.25 \text{ V}$ ,  $V_{PP} = 12.5 \pm 0.3 \text{ V}$ )

Parameter	Symbol	Symbol <sup>Note</sup>	Test Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	$V_{IH}$	$V_{IH}$		$0.7 V_{DD}$		$V_{DD}$	V
Input voltage, low	$V_{IL}$	$V_{IL}$		0		$0.3 V_{DD}$	V
Output voltage, high	$V_{OH}$	$V_{OH}$	$I_{OH} = -1 \text{ mA}$	$V_{DD} - 1.0$			V
Output voltage, low	$V_{OL}$	$V_{OL}$	$I_{OL} = 1.6 \text{ mA}$			0.4	V
Input leakage current	$I_{LI}$	$I_{LI}$	$0 \leq V_{IN} \leq V_{DD}$	-10		+10	μA
$V_{PP}$ supply voltage	$V_{PP}$	$V_{PP}$		12.2	12.5	12.8	V
$V_{DD}$ supply voltage	$V_{DD}$	$V_{CC}$		6.25	6.5	6.75	V
$V_{PP}$ supply current	$I_{PP}$	$I_{PP}$	$\overline{\text{PGM}} = V_{IL}$			50	mA
$V_{DD}$ supply current	$I_{DD}$	$I_{CC}$				50	mA

(2) PROM Read Mode ( $T_A = 25 \pm 5 \text{ }^\circ\text{C}$ ,  $V_{DD} = 5.0 \pm 0.5 \text{ V}$ ,  $V_{PP} = V_{DD} \pm 0.6 \text{ V}$ )

Parameter	Symbol	Symbol <sup>Note</sup>	Test Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	$V_{IH}$	$V_{IH}$		$0.7 V_{DD}$		$V_{DD}$	V
Input voltage, low	$V_{IL}$	$V_{IL}$		0		$0.3 V_{DD}$	V
Output voltage, high	$V_{OH1}$	$V_{OH1}$	$I_{OH} = -1 \text{ mA}$	$V_{DD} - 1.0$			V
	$V_{OH2}$	$V_{OH2}$	$I_{OH} = -100 \text{ } \mu\text{A}$	$V_{DD} - 0.5$			V
Output voltage, low	$V_{OL}$	$V_{OL}$	$I_{OL} = 1.6 \text{ mA}$			0.4	V
Input leakage current	$I_{LI}$	$I_{LI}$	$0 \leq V_{IN} \leq V_{DD}$	-10		+10	μA
Output leakage current	$I_{LO}$	$I_{LO}$	$0 \leq V_{OUT} \leq V_{DD}$ , $\overline{\text{OE}} = V_{IH}$	-10		+10	μA
$V_{PP}$ supply voltage	$V_{PP}$	$V_{PP}$		$V_{DD} - 0.6$	$V_{DD}$	$V_{DD} + 0.6$	V
$V_{DD}$ supply voltage	$V_{DD}$	$V_{CC}$		4.5	5.0	5.5	V
$V_{PP}$ supply current	$I_{PP}$	$I_{PP}$	$V_{PP} = V_{DD}$			100	μA
$V_{DD}$ supply current	$I_{DD}$	$I_{CCA1}$	$\overline{\text{CE}} = V_{IL}$ , $V_{IN} = V_{IH}$			50	mA

Note Correspond symbols for the μPD27C1001A.



AC Characteristics

(1) PROM Write Mode

(a) Page program mode ( $T_A = 25 \pm 5 \text{ }^\circ\text{C}$ ,  $V_{DD} = 6.5 \pm 0.25 \text{ V}$ ,  $V_{PP} = 12.5 \pm 0.3 \text{ V}$ )

Parameter	Symbol	Symbol <sup>Note</sup>	Test Conditions	MIN.	TYP.	MAX.	Unit
Address setup time (to $\overline{\text{OE}}\downarrow$ )	t <sub>AS</sub>	t <sub>AS</sub>		2			μs
$\overline{\text{OE}}$ setup time	to <sub>ES</sub>	to <sub>ES</sub>		2			μs
$\overline{\text{CE}}$ setup time (to $\overline{\text{OE}}\downarrow$ )	t <sub>CES</sub>	t <sub>CES</sub>		2			μs
Input data setup time (to $\overline{\text{OE}}\downarrow$ )	t <sub>DS</sub>	t <sub>DS</sub>		2			μs
Address hold time (from $\overline{\text{OE}}\uparrow$ )	t <sub>AH</sub>	t <sub>AH</sub>		2			μs
	t <sub>AHL</sub>	t <sub>AHL</sub>		2			μs
	t <sub>AHV</sub>	t <sub>AHV</sub>		0			μs
Input data hold time (from $\overline{\text{OE}}\uparrow$ )	t <sub>DH</sub>	t <sub>DH</sub>		2			μs
Data output float delay time from $\overline{\text{OE}}\uparrow$	t <sub>DF</sub>	t <sub>DF</sub>		0		250	ns
V <sub>PP</sub> setup time (to $\overline{\text{OE}}\downarrow$ )	t <sub>VPS</sub>	t <sub>VPS</sub>		1.0			ms
V <sub>DD</sub> setup time (to $\overline{\text{OE}}\downarrow$ )	t <sub>VDS</sub>	t <sub>VCS</sub>		1.0			ms
Program pulse width	t <sub>PW</sub>	t <sub>PW</sub>		0.095	0.1	0.105	ms
Valid data delay time from $\overline{\text{OE}}\downarrow$	to <sub>E</sub>	to <sub>E</sub>				1	μs
$\overline{\text{OE}}$ pulse width during data latching	t <sub>LW</sub>	t <sub>LW</sub>		1			μs
$\overline{\text{PGM}}$ setup time	t <sub>PGMS</sub>	t <sub>PGMS</sub>		2			μs
$\overline{\text{CE}}$ hold time	t <sub>CEH</sub>	t <sub>CEH</sub>		2			μs
$\overline{\text{OE}}$ hold time	to <sub>EH</sub>	to <sub>EH</sub>		2			μs

(b) Byte program mode ( $T_A = 25 \pm 5 \text{ }^\circ\text{C}$ ,  $V_{DD} = 6.5 \pm 0.25 \text{ V}$ ,  $V_{PP} = 12.5 \pm 0.3 \text{ V}$ )

Parameter	Symbol	Symbol <sup>Note</sup>	Test Conditions	MIN.	TYP.	MAX.	Unit
Address setup time (to $\overline{\text{PGM}}\downarrow$ )	t <sub>AS</sub>	t <sub>AS</sub>		2			μs
$\overline{\text{OE}}$ setup time	to <sub>ES</sub>	to <sub>ES</sub>		2			μs
$\overline{\text{CE}}$ setup time (to $\overline{\text{PGM}}\downarrow$ )	t <sub>CES</sub>	t <sub>CES</sub>		2			μs
Input data setup time (to $\overline{\text{PGM}}\downarrow$ )	t <sub>DS</sub>	t <sub>DS</sub>		2			μs
Address hold time (from $\overline{\text{OE}}\uparrow$ )	t <sub>AH</sub>	t <sub>AH</sub>		2			μs
Input data hold time (from $\overline{\text{PGM}}\uparrow$ )	t <sub>DH</sub>	t <sub>DH</sub>		2			μs
Data output float delay time from $\overline{\text{OE}}\uparrow$	t <sub>DF</sub>	t <sub>DF</sub>		0		250	ns
V <sub>PP</sub> setup time (to $\overline{\text{PGM}}\downarrow$ )	t <sub>VPS</sub>	t <sub>VPS</sub>		1.0			ms
V <sub>DD</sub> setup time (to $\overline{\text{PGM}}\downarrow$ )	t <sub>VDS</sub>	t <sub>VCS</sub>		1.0			ms
Program pulse width	t <sub>PW</sub>	t <sub>PW</sub>		0.095	0.1	0.105	ms
Valid data delay time from $\overline{\text{OE}}\downarrow$	to <sub>E</sub>	to <sub>E</sub>				1	μs
$\overline{\text{OE}}$ hold time	to <sub>EH</sub>	—		2			μs

**Note** Correspond symbols for the μPD27C1001A.

**(2) PROM Read Mode** ( $T_A = 25 \pm 5 \text{ }^\circ\text{C}$ ,  $V_{DD} = 5.0 \pm 0.5 \text{ V}$ ,  $V_{PP} = V_{DD} \pm 0.6 \text{ V}$ )


Parameter	Symbol	Symbol <sup>Note</sup>	Test Conditions	MIN.	TYP.	MAX.	Unit
Data output delay time from address	$t_{ACC}$	$t_{ACC}$	$\overline{CE} = \overline{OE} = V_{IL}$			800	ns
Data output delay time from $\overline{CE}\downarrow$	$t_{CE}$	$t_{CE}$	$\overline{OE} = V_{IL}$			800	ns
Data output delay time from $\overline{OE}\downarrow$	$t_{OE}$	$t_{OE}$	$\overline{CE} = V_{IL}$			200	ns
Data output float delay time from $\overline{OE}\uparrow$	$t_{DF}$	$t_{DF}$	$\overline{CE} = V_{IL}$	0		60	ns
Data hold time from address	$t_{OH}$	$t_{OH}$	$\overline{CE} = \overline{OE} = V_{IL}$	0			ns

**Note** Correspond symbols for the  $\mu$ PD27C1001A.


**(3) PROM Programming Mode Setting** ( $T_A = 25 \text{ }^\circ\text{C}$ ,  $V_{SS} = 0 \text{ V}$ )

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
PROM programming mode setup time	$t_{SMA}$		10			$\mu$ s

PROM Write Mode Timing (page program mode)




PROM Write Mode Timing (byte program mode)




- Cautions**
1. V<sub>DD</sub> should be applied before V<sub>PP</sub>, and removed after V<sub>PP</sub>.
  2. V<sub>PP</sub> should not exceed +13.5 V including overshoot.
  3. Disconnection during application of +12.5 V to V<sub>PP</sub> may have an adverse effect on reliability.

PROM Read Mode Timing




- Notes**
1. If you want to read within the t<sub>ACC</sub> range, make the OE input delay time from the fall of CE a maximum of t<sub>ACC</sub> - t<sub>OE</sub>.
  2. t<sub>DF</sub> is the time from when either OE or CE first reaches V<sub>IH</sub>.

PROM Programming Mode Setting Timing




10. CHARACTERISTIC CURVES (for reference only)

I<sub>DD</sub> vs V<sub>DD</sub> (f<sub>x</sub> = 5.0 MHz, f<sub>xx</sub> = 2.5 MHz)




I<sub>DD</sub> vs V<sub>DD</sub> (fx = fxx = 5.0 MHz)



11. PACKAGE DRAWINGS

80 PIN PLASTIC QFP (14×14)



NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.


ITEM	MILLIMETERS	INCHES
A	17.20±0.20	0.677±0.008
B	14.00±0.20	0.551 <sup>+0.009</sup> <sub>-0.008</sub>
C	14.00±0.20	0.551 <sup>+0.009</sup> <sub>-0.008</sub>
D	17.20±0.20	0.677±0.008
F	0.825	0.032
G	0.825	0.032
H	0.32±0.06	0.013 <sup>+0.002</sup> <sub>-0.003</sub>
I	0.13	0.005
J	0.65 (T.P.)	0.026 (T.P.)
K	1.60±0.20	0.063±0.008
L	0.80±0.20	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
M	0.17 <sup>+0.03</sup> <sub>-0.07</sub>	0.007 <sup>+0.001</sup> <sub>-0.003</sub>
N	0.10	0.004
P	1.40±0.10	0.055±0.004
Q	0.125±0.075	0.005±0.003
R	3° <sup>+7°</sup> <sub>-3°</sub>	3° <sup>+7°</sup> <sub>-3°</sub>
S	1.70 MAX.	0.067 MAX.

P80GC-65-8BT

**Remark** The package dimensions and materials of the ES version(s) are the same as those of the mass production product.



80 PIN CERAMIC WQFN



**NOTE**

Each lead centerline is located within 0.06 mm (0.003 inch) of its true position (T.P.) at maximum material condition.

X80KW-65A-1

ITEM	MILLIMETERS	INCHES
A	14.0±0.2	0.551±0.008
B	13.6	0.535
C	13.6	0.535
D	14.0±0.2	0.551±0.008
F	1.84	0.072
G	3.6 MAX.	0.142 MAX.
H	0.45±0.10	0.018 <sup>+0.004</sup> <sub>-0.005</sub>
I	0.06	0.003
J	0.65 (T.P.)	0.024 (T.P.)
K	1.0±0.15	0.039 <sup>+0.007</sup> <sub>-0.006</sub>
Q	C 0.3	C 0.012
R	0.825	0.032
S	0.825	0.032
T	R 2.0	R 0.079
U	9.0	0.354
U1	2.1	0.083
W	0.75±0.15	0.030 <sup>+0.006</sup> <sub>-0.007</sub>
Z	0.10	0.004

★ 12. RECOMMENDED SOLDERING CONDITIONS

These products should be soldered and mounted under the conditions recommended below.

For details of recommended soldering conditions, refer to the information document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended, please contact your NEC sales representative.

**Table 12-1. Surface Mount Type Soldering Conditions**

**μPD78P058YGC-8BT: 80-Pin Plastic QFP (14 × 14 mm)**

Soldering Method(s)	Soldering Conditions	Recommended Conditions Symbol
Infrared reflow	Package peak temperature: 235 °C, Time: 30 secs. max. (210 °C min.), Number of times: twice max., Number of days: 7 <sup>Note</sup> (after that, 125 °C prebaking for 10 hours is necessary) <b>&lt;Precaution&gt;</b> Products other than in heat-resistance trays (such as those packaged in a magazine, taping, or non-heat-resistance tray) cannot be baked while they are in their package.	IR35-107-2
VPS	Package peak temperature: 215 °C, Time: 40 secs. max. (200 °C min.), Number of times: twice max., Number of days: 7 <sup>Note</sup> (after that, 125 °C prebaking for 10 hours is necessary) <b>&lt;Precaution&gt;</b> Products other than in heat-resistance trays (such as those packaged in a magazine, taping, or non-heat-resistance tray) cannot be baked while they are in their package.	VP15-107-2
Wave soldering	Solder bath temperature: 260 °C max., Time: 10 secs. max., Number of times: once, Preheating temperature: 120 °C max. (package surface temperature), Number of days: 7 <sup>Note</sup> (after that, 125 °C prebaking for 10 hours is necessary) <b>&lt;Precaution&gt;</b> Products other than in heat-resistance trays (such as those packaged in a magazine, taping, or non-heat-resistance tray) cannot be baked while they are in their package.	WS60-107-1
Partial pin heating	Pin temperature: 300 °C max., Time: 3 secs. max. (per device side)	—

**Note** For the storage period after dry-pack decapsulation, storage conditions are max. 25 °C, 65 % RH.

**Caution** Use of more than one soldering method should be avoided (except in the case of partial pin heating).

★ **APPENDIX A. DEVELOPMENT TOOLS**

The following development tools are available for system development using μPD78P058Y.  
 Also refer to **(5) Notes on using development tools.**

**(1) Language Processing Software**

RA78K/0	78K/0 series common assembler package
CC78K/0	78K/0 series common C compiler package
DF78054	μPD78054 subseries device file
CC78K/0-L	78K/0 series common C compiler library source file

**(2) PROM Writing Tools**

PG-1500	PROM programmer
PA-78P054GC PA-78P054KK-T	Programmer adapters connected to PG-1500
PG-1500 controller	PG-1500 control program

**(3) Debugging Tools**

- **When in-circuit emulator IE-78K0-NS is used**

IE-78K0-NS <sup>Note</sup>	In-circuit emulator common to 78K/0 series
IE-70000-MC-PS-B	Power supply unit for IE-78K0-NS
IE-70000-98-IF-C <sup>Note</sup>	Interface adapter used when PC-9800 series (except notebook type) is used as host machine
IE-70000-CD-IF <sup>Note</sup>	PC card and interface cable used when notebook type PC-9800 series is used as host machine
IE-70000-PC-IF-C <sup>Note</sup>	Interface adapter used when IBM PC/AT™ or compatible machine is used as host machine
IE-780308-NS-EM1 <sup>Note</sup>	Emulation board common to μPD780308 subseries
NP-80GC	Emulation probe for 80-pin plastic QFP (GC-8BT type)
EV-9200GC-80	Socket to be mounted on a target system board made for 80-pin plastic QFP (GC-8BT type)
ID78K0-NS <sup>Note</sup>	Integrated debugger for IE-78K0-NS
SM78K0	78K/0 series common system simulator
DF78054	μPD78054 subseries device file

**Note** Under development

• When in-circuit emulator IE-78001-R-A

IE-78001-R-A <sup>Note</sup>	In-circuit emulator common to 78K/0 series
IE-70000-98-IF-B IE-70000-98-IF-C <sup>Note</sup>	Interface adapter used when PC-9800 series (except notebook type) is used as host machine
IE-70000-PC-IF-B IE-70000-PC-IF-C <sup>Note</sup>	Interface adapter used when IBM PC/AT or compatible machine is used as host machine
IE-78000-R-SV3	Interface adapter and cable used when EWS is used as host machine
IE-780308-NS-EM1 <sup>Note</sup> IE-780308-R-EM	Emulation board common to μPD780308 subseries
IE-78K0-R-EX1 <sup>Note</sup>	Emulation probe conversion board necessary when using IE-780308-NS-EM1 on IE-78001-R-A
NP-78230GC-R	Emulation probe for 80-pin plastic QFP (GC-8BT type)
EV-9200GC-80	Socket mounted on board of target system created for 80-pin plastic QFP (GC-8BT type)
ID78K0	Integrated debugger for IE-78001-R-A
SM78K0	System simulator common to 78K/0 series
DF78054	Device file common to μPD78054 subseries

**Note** Under development

(4) Real-Time OS

RX78K/0	78K/0 series real-time OS
MX78K0	78K/0 series OS

**(5) Notes on using development tools**


- Use ID78K0-NS, ID78K0, and SM78K0 in combination with DF78054.
- Use CC78K/0 and RX78K/0 in combination with RA78K/0 and DF78054.
- NP-80GC is a product of Naito Densai Machida Mfg. Co., Ltd. (TEL (044) 822-3813). Consult your NEC distributor when purchasing these products.
- For development tools made by third parties, refer to **78K/0 Series Selection Guide (U11126E)**.
- The host machine corresponding to each software package is as follows:

Software	Host Machine [OS]	PC	EWS
		PC-9800 series [Windows™] IBM PC/AT Compatible Machines [Japanese/English Windows]	HP9000 series 700™ [HP-UX™] SPARCstation™ [SunOS™] NEWS (RISC)™ [NEWS-OS™]
RA78K/0		○Note	○
CC78K/0		○Note	○
PG-1500 controller		○Note	—
ID78K0-NS		○	—
ID78K0		○	○
SM78K0		○	—
RX78K/0		○Note	○
MX78K0		○Note	○

**Note** This software is based on DOS.

CONVERSION SOCKET (EV-9200GC-80) DRAWING AND RECOMMENDED BOARD MOUNTING PATTERN


Figure A-1. EV-9200GC-80 Drawing (for reference only)



EV-9200GC-80-G1E

ITEM	MILLIMETERS	INCHES
A	18.0	0.709
B	14.4	0.567
C	14.4	0.567
D	18.0	0.709
E	4-C 2.0	4-C 0.079
F	0.8	0.031
G	6.0	0.236
H	16.0	0.63
I	18.7	0.736
J	6.0	0.236
K	16.0	0.63
L	18.7	0.736
M	8.2	0.323
N	8.0	0.315
O	2.5	0.098
P	2.0	0.079
Q	0.35	0.014
R	φ2.3	φ0.091
S	φ1.5	φ0.059

Figure A-2. EV-9200GC-80 Recommended Board Mounting Pattern (for reference only)



EV-9200GC-80-P1E

ITEM	MILLIMETERS	INCHES
A	19.7	0.776
B	15.0	0.591
C	$0.65 \pm 0.02 \times 19 = 12.35 \pm 0.05$	$0.026^{+0.001}_{-0.002} \times 0.748 = 0.486^{+0.003}_{-0.002}$
D	$0.65 \pm 0.02 \times 19 = 12.35 \pm 0.05$	$0.026^{+0.001}_{-0.002} \times 0.748 = 0.486^{+0.003}_{-0.002}$
E	15.0	0.591
F	19.7	0.776
G	$6.0 \pm 0.05$	$0.236^{+0.003}_{-0.002}$
H	$6.0 \pm 0.05$	$0.236^{+0.003}_{-0.002}$
I	$0.35 \pm 0.02$	$0.014^{+0.001}_{-0.001}$
J	$\phi 2.36 \pm 0.03$	$\phi 0.093^{+0.001}_{-0.002}$
K	$\phi 2.3$	$\phi 0.091$
L	$\phi 1.57 \pm 0.03$	$\phi 0.062^{+0.001}_{-0.002}$

**Caution** Dimensions of mount pad for EV-9200 and that for target device (QFP) may be different in some parts. For the recommended mount pad dimensions for QFP, refer to "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).

★ APPENDIX B. RELATED DOCUMENTS

Device Related Documents

Document Name		Document No.	
		Japanese	English
μPD78052Y, 78053Y, 78054Y, 78055Y, 78056Y, 78058Y Data Sheet		U10906J	U10906E
μPD78P058Y Data Sheet		U10907J	This document
μPD78054, 78054Y Subseries User's Manual		U11747J	U11747E
78K/0 Series User's Manual (Instruction)		U12326J	U12326E
78K/0 Series Instruction Set		U10904J	—
78K/0 Series Instruction Table		U10903J	—
μPD78054Y Subseries Special Function Register Table		U10087J	—
78K/0 Series Application Note	Basic (III)	U10182J	U10182E

Development Tool Related Documents (User's Manual) (1/2)

Document Name		Document No.	
		Japanese	English
RA78K0 Assembler Package	Operation	U11802J	U11802E
	Assembly language	U11801J	U11801E
	Structured assembly language	U11789J	U11789E
RA78K Series Structured Assembler Preprocessor		U12323J	EEU-1402
CC78K0 C Compiler	Operation	U11517J	U11517E
	Language	U11518J	U11518E
CC78K/0 C Compiler Application Note	Programming know-how	EEA-618	EEA-1208
CC78K Series Library Source File		U12322J	U12322E
PG-1500 PROM Programmer		U11940J	U11940E
PG-1500 Controller PC-9800 Series (MS-DOS™) Based		EEU-704	EEU-1291
PG-1500 Controller IBM PC Series (PC DOS™) Based		EEU-5008	U10540E
IE-78K0-NS		Planned	Planned
IE-78001-R-A		Planned	Planned
IE-780308-NS-EM1		Planned	Planned
IE-780308-R-EM		U11362J	U11362E
EP-78230		EEU-985	EEU-1515

**Caution** The above related documents are subject to change without notice. For design purpose, etc., be sure to use the latest documents.



**Development Tool Related Documents (User's Manual) (2/2)**

Document Name		Document No.	
		Japanese	English
SM78K0 System Simulator Windows Based	Reference	U10181J	U10181E
SM78K Series System Simulator	External part user open interface specifications	U10092J	U10092E
ID78K0-NS Integrated Debugger	Reference	U12900J	Planned
ID78K0 Integrated Debugger EWS Based	Reference	U11151J	—
ID78K0 Integrated Debugger PC Based	Reference	U11539J	U11539E
ID78K0 Integrated Debugger Windows Based	Guide	U11649J	U11649E

**Embedded Software Related Documents (User's Manual)**

Document Name		Document No.	
		Japanese	English
78K/0 Series Real-Time OS	Fundamentals	U11537J	U11537E
	Installation	U11536J	U11536E
78K/0 Series OS MX78K0	Fundamental	U12257J	U12257E

**Other Related Documents**

Document Name		Document No.	
		Japanese	English
IC Package Manual		C10943X	
Semiconductor Device Mounting Technology Manual		C10535J	C10535E
Quality Grades on Semiconductor Devices		C11531J	C11531E
NEC Semiconductor Device Reliability and Quality Control		C10983J	C10983E
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)		C11892J	C11892E
Semiconductor Quality/Reliability Handbook		C12769J	—
Microcomputer-Related Product Guide (Products by Other Manufacturers)		U11416J	—

**Caution** The above related documents are subject to change without notice. For design purpose, etc., be sure to use the latest documents.

## NOTES FOR CMOS DEVICES

### ① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

**Note:** Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

### ② HANDLING OF UNUSED INPUT PINS FOR CMOS

**Note:** No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to  $V_{DD}$  or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

### ③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

**Note:** Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

## Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

**NEC Electronics Inc. (U.S.)**

Santa Clara, California  
 Tel: 408-588-6000  
 800-366-9782  
 Fax: 408-588-6130  
 800-729-9288

**NEC Electronics (Germany) GmbH**

Duesseldorf, Germany  
 Tel: 0211-65 03 02  
 Fax: 0211-65 03 490

**NEC Electronics (UK) Ltd.**

Milton Keynes, UK  
 Tel: 01908-691-133  
 Fax: 01908-670-290

**NEC Electronics Italiana s.r.l.**

Milano, Italy  
 Tel: 02-66 75 41  
 Fax: 02-66 75 42 99

**NEC Electronics (Germany) GmbH**

Benelux Office  
 Eindhoven, The Netherlands  
 Tel: 040-2445845  
 Fax: 040-2444580

**NEC Electronics (France) S.A.**

Velizy-Villacoublay, France  
 Tel: 01-30-67 58 00  
 Fax: 01-30-67 58 99

**NEC Electronics (France) S.A.**

Spain Office  
 Madrid, Spain  
 Tel: 01-504-2787  
 Fax: 01-504-2860

**NEC Electronics (Germany) GmbH**

Scandinavia Office  
 Taeby, Sweden  
 Tel: 08-63 80 820  
 Fax: 08-63 80 388

**NEC Electronics Hong Kong Ltd.**

Hong Kong  
 Tel: 2886-9318  
 Fax: 2886-9022/9044

**NEC Electronics Hong Kong Ltd.**

Seoul Branch  
 Seoul, Korea  
 Tel: 02-528-0303  
 Fax: 02-528-4411

**NEC Electronics Singapore Pte. Ltd.**

United Square, Singapore 1130  
 Tel: 253-8311  
 Fax: 250-3583

**NEC Electronics Taiwan Ltd.**

Taipei, Taiwan  
 Tel: 02-719-2377  
 Fax: 02-719-5951

**NEC do Brasil S.A.**

Cumbica-Guarulhos-SP, Brasil  
 Tel: 011-6465-6810  
 Fax: 011-6465-6829

Purchase of NEC I<sup>2</sup>C components conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

The export of these products from Japan is regulated by the Japanese government. The export of some or all of these products may be prohibited without governmental license. To export or re-export some or all of these products from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

License not needed : μPD78P058YKK-T  
The customer must judge the need for license : μPD78P058YGC-8BT

**FIP, IEBus and QTOP are trademarks of NEC Corporation.**

**MS-DOS and Windows are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.**

**PC/AT and PC DOS are trademarks of IBM Corporation.**

**HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.**

**SPARCstation is a trademark of SPARC International, Inc.**

**SunOS is a trademark of Sun Microsystems, Inc.**

**NEWS and NEWS-OS are trademarks of Sony Corporation.**

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.