

mos integrated circuit μ PD78P054, 78P058

8-BIT SINGLE-CHIP MICROCONTROLLER

DESCRIPTION

The μ PD78P054 and 78P058 are the members of the μ PD78054 Subseries of 78K/0 Series products, in which the on-chip mask ROM of the μ PD78054 and 78058 is replaced with one-time PROM or EPROM.

Because these devices can be programmed by users, they are ideally suited to applications involving the evaluation of systems in development stages, small-scale production of many different products, and rapid development and time-to-market of a new product.

Caution The reliability of the μ PD78P054KK-T and 78P058KK-T is not guaranteed when used in mass-production applications. Please use these devices only experimentally or for evaluation during trial manufacture.

Detailed function descriptions are provided in the following user's manuals. Be sure to read them before designing.

μPD78054, 78054Y Subseries User's Manual: U11747E 78K/0 Series User's Manual Instructions: U12326E

FEATURES

- Pin compatible with mask ROM versions (except the VPP pin)
- Internal high-capacity PROM and RAM

Parameter	Program Memory	Internal Data Memory				
Part Number	(PROM)	High-Speed RAM	Buffer RAM	Expansion RAM		
μPD78P054	32 Kbytes ^{Note 1}	1024 bytes ^{Note 1}	32 bytes	None		
μPD78P058	60 Kbytes ^{Note 1}			1024 bytes ^{Note 2}		

- μPD78P05xKK-T:
- Reprogrammable (ideal for system evaluation)
- μPD78P05xGC, 78P05xGK: Programmable once only (ideal for small-scale production)
- Operable in the same supply voltage range as mask ROM versions (VDD = 2.0 to 6.0 V)
- Corresponding to QTOP™ microcontrollers
 - **Notes 1.** The internal PROM and internal high-speed RAM capacity can be changed using the internal memory size switching register (IMS).
 - 2. The internal expansion RAM capacity can be changed using the internal expansion RAM size switching register (IXS).
 - **Remarks 1.** QTOP microcontroller is the general name of the microcontrollers with one-time PROM that are totally supported by the NEC writing service (from writing to marking, screening, and testing).
 - 2. For the differences between PROM versions and mask ROM versions, refer to 1. **DIFFERENCES BETWEEN** μ **PD78P054**, **78P058 AND MASK ROM VERSIONS**.

In this document, "PROM" is used in sections common to the one-time PROM and EPROM versions.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.



ORDERING INFORMATION


	Part Number	Package	Internal ROM	Quality Grade
*	μ PD78P054GC-8BT	80-pin plastic QFP (14 \times 14 mm, resin thickness 1.4 mm)	One-time PROM	Standard
	μ PD78P054GK-BE9	80-pin plastic TQFP (fine pitch) (12 \times 12 mm)	One-time PROM	Standard
	μ PD78P054KK-T	80-pin ceramic WQFN (14 × 14 mm)	EPROM	Not applicable
	μ PD78P058GC-8BT	80-pin plastic QFP (14 \times 14 mm, resin thickness 1.4 mm)	One-time PROM	Standard
	μ PD78P058KK-T	80-pin ceramic WQFN (14 × 14 mm)	EPROM	Not applicable

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.



★ 78K/0 SERIES LINEUP

The products in the 78K/0 Series are listed below. The names enclosed in boxes are subseries names.





The major functional differences among the subseries are listed below.

	Function	ROM	Timer			10-Bit		Serial Interface	I/O	V _{DD} MIN.			
Subseries Name		Capacity	8-bit	16-bit	Watch	WDT	A/D	A/D	D/A	Conar intoriaco	., 0	Value	Expansion
Control	μPD78075B	32K to 40K	4c h	1 ch	1 ch	1 ch	8 ch	_	2 ch	3 ch (UART: 1 ch)	88	1.8 V	√
	μPD78078	48K to 60K											
	μPD78070A	_									61	2.7 V	
	μPD780058	24K to 60K	2 ch							3 ch (time division UART: 1 ch)	68	1.8 V	
	μPD78058F	48K to 60K								3 ch (UART: 1 ch)	69	2.7 V	
	μPD78054	16K to 60K										2.0 V	
	μPD780065	40K to 48K							-	4 ch (UART: 1 ch)	60	2.7 V	
	μPD780078	48K to 60K		2 ch			—	8 ch		3 ch (UART: 2 ch)	52	1.8 V	
	μPD780034A	8K to 32K		1 ch						3 ch (UART: 1 ch)	51		
	μPD780024A						8 ch	_					
	μPD78014H									2 ch	53		
	μPD78018F	8K to 60K											
	μPD78083	8K to 16K		_	_					1 ch (UART: 1 ch)	33		_
Inverter control	μPD780988	16K to 60K	3 ch	Note	_	1 ch	_	8 ch	_	3 ch (UART: 2 ch)	47	4.0 V	√
FIP	μPD780208	32K to 60K	2 ch	1 ch	1 ch	1 ch	8 ch	_	_	2 ch	74	2.7 V	_
drive	μPD780228	48K to 60K	3 ch	_	_					1 ch	72	4.5 V	
	μPD780232	16K to 24K					4 ch			2 ch	40		
	μPD78044H	32K to 48K	2 ch	1 ch	1 ch		8 ch			1 ch	68	2.7 V	
	μPD78044F	16K to 40K								2 ch			
LCD	μPD780308	48K to 60K	2 ch	1 ch	1 ch	1 ch	8 ch	_	_	3 ch (time division UART: 1 ch)	57	2.0 V	_
drive	μPD78064B	32K								2 ch (UART: 1 ch)			
	μPD78064	16K to 32K											
Call ID supported	μPD780841	24K to 32K	2 ch	_	1 ch	1 ch	2 ch	_	_	2 ch (UART: 1 ch)	61	2.7 V	
Bus	μPD780948	60K	2 ch	2 ch	1 ch	1 ch	8 ch	_	_	3 ch (UART: 1 ch)	79	4.0 V	√
interface supported	μPD78098B	40K to 60K		1 ch					2 ch		69	2.7 V	_
Meter	μPD780958	48K to 60K	4 ch	2 ch	_	1 ch	_	_	_	2 ch (UART: 1 ch)	69	2.2 V	_
control	μPD780955	40K	6 ch	1 ch			1 ch			2 ch (UART: 2 ch)	50	2.2 V	
	μPD780973	24K to 32K	3 ch		1 ch		5 ch			2 ch (UART: 1 ch)	56	4.5 V	

Note 16-bit timer: 2 channels 10-bit timer: 1 channel



OVERVIEW OF FUNCTIONS

Item	Part Number	μPD78P054	μPD78P058			
Internal memory	PROM	32 Kbytes ^{Note 1}	60 Kbytes ^{Note 1}			
	High-speed RAM	1024 bytes Note 1				
	Buffer RAM	32 bytes				
	Expansion RAM	None 1024 bytes ^{Note 2}				
Memory space	- Expansion To an	64 Kbytes	102 1 2 1 00			
General registers		8 bits × 32 registers (8 bits × 8 registers >	× 4 banks)			
	on execution time	Minimum instruction execution time is var	·			
When main sy	stem clock is selected	0.4 μs/0.8 μs/1.6 μs/3.2 μs/6.4 μs/12.8 μs	s (@ 5.0-MHz operation)			
-	tem clock is selected	122 μs (@ 32.768-kHz operation)				
Instruction set		 16-bit operation Multiply/divide (8 bits × 8 bits, 16 bits ÷ Bit manipulation (set, reset, test, Boolea BCD adjust, etc. 				
I/O ports		Total: 69 • CMOS input: 2 • CMOS input/output: 63 • N-ch open-drain input/output: 4				
A/D converter		8-bit resolution × 8 ch				
D/A converter		8-bit resolution × 2 ch				
Serial interface		3-wire serial I/O, SBI, or 2-wire serial I/O mode selectable: 1 ch 3-wire serial I/O mode (with on-chip max. 32-byte automatic transmit/receive function): 1 ch 3-wire serial I/O or UART mode selectable: 1 ch				
Timer		16-bit timer/event counter: 1 ch 8-bit timer/event counter: 2 ch Watch timer: 1 ch Watchdog timer: 1 ch				
Timer outputs		3 (14-bit PWM output capable: 1)				
Clock output		19.5 kHz, 39.1 kHz, 78.1 kHz, 156 kHz, 313 kHz, 625 kHz, 1.25 MHz, 2.5 MHz, and 5.0 MHz (@ 5.0-MHz operation with main system clock) 32.768 kHz (@ 32.768-kHz operation with subsystem clock)				
Buzzer output		1.2 kHz, 2.4 kHz, 4.9 kHz and 9.8 kHz (@ 5.0-MHz operation with main system clock)				
Vectored	Maskable	Internal: 13, external: 7				
interrupt	Non-maskable	Internal: 1				
sources	Software	1				
Test inputs		Internal: 1, external: 1				
Supply voltage		V _{DD} = 2.0 to 6.0 V				
Operating ambier	nt temperature	$T_A = -40 \text{ to } +85^{\circ}\text{C}$				
Package		• 80-pin plastic QFP (14 \times 14 mm, resin thickness 1.4 mm) • 80-pin plastic TQFP (fine pitch) (12 \times 12 mm) : μ PD78P054 only • 80-pin ceramic WQFN (14 \times 14 mm)				

Notes 1. The internal PROM/internal high-speed RAM capacity can be changed using the internal memory size switching register (IMS).


2. The internal expansion RAM capacity can be changed using the internal expansion RAM size switching register (IXS).



PIN CONFIGURATIONS (Top View)

(1) Normal operating mode

- 80-pin plastic QFP (14 \times 14 mm, resin thickness 1.4 mm) μ PD78P054GC-8BT, 78P058GC-8BT
- 80-pin plastic TQFP (fine pitch) (12 \times 12 mm) μ PD78P054GK-BE9
- 80-pin ceramic WQFN (14 \times 14 mm) μ PD78P054KK-T, 78P058KK-T



Cautions 1. Connect the VPP pin directly to Vss.

- 2. Connect the AVDD pin to VDD.
- 3. Connect the AVss pin to Vss.



A8 to A15: Address Bus
AD0 to AD7: Address/Data Bus
ANI0 to ANI7: Analog Input
ANIO ANIO: Analog Output

ANO0, ANO1: Analog Output

ASCK: Asynchronous Serial Clock

ASTB: Address Strobe
AVDD: Analog Power Supply
AVREF0, AVREF1: Analog Reference Voltage

AVss: Analog Ground

BUSY: Busy

BUZ: Buzzer Clock

INTP0 to INTP6: External Interrupt Input

P00 to P07: Port 0 P10 to P17: Port 1 P20 to P27: Port 2 P30 to P37: Port 3 P40 to P47: Port 4 P50 to P57: Port 5 P60 to P67: Port 6 P70 to P72: Port 7 Port 12 P120 to P127: P130, P131: Port 13

PCL: Programmable Clock

RD: Read Strobe

RESET: Reset

RTP0 to RTP7: Real-Time Output Port

RxD: Receive Data
SB0, SB1: Serial Bus
SCK0 to SCK2: Serial Clock
SI0 to SI2: Serial Input
SO0 to SO2: Serial Output

STB: Strobe
TI00, TI01: Timer Input
TI1, TI2: Timer Input
TO0 to TO2: Timer Output
TxD: Transmit Data
VDD: Power Supply

VPP: Programming Power Supply

Vss: Ground WAIT: Wait


WR: Write Strobe

X1, X2: Crystal (Main System Clock)
XT1, XT2: Crystal (Subsystem Clock)



(2) PROM programming mode

- 80-pin plastic QFP (14 imes 14 mm, resin thickness 1.4 mm)
- \star μ PD78P054GC-8BT, 78P058GC-8BT
 - 80-pin plastic TQFP (fine pitch) (12 \times 12 mm) μ PD78P054GK-BE9
 - 80-pin ceramic WQFN (14 \times 14 mm) μ PD78P054KK-T, 78P058KK-T



Cautions 1. (L): Individually connect to Vss via a pull-down resistor.

Vss: Connect to GND.
 RESET: Set to low level.
 Open: No connection

A0 to A16: Address Bus RESET: Reset

CE: Chip Enable VDD: Power Supply


D0 to D7: Data Bus VPP: Programming Power Supply

OE: Output Enable Vss: Ground

PGM: Program



BLOCK DIAGRAM



Remark The internal PROM and internal RAM capacities differ depending on the product.



CONTENTS

1.	DIFFERENCES BETWEEN μ PD78P054, 78P058 AND MASK ROM VERSIONS	11
2.	PIN FUNCTIONS	12
	2.1 Pins in Normal Operating Mode	12
	2.2 Pins in PROM Programming Mode	15
	2.3 Pin Input/Output Circuits and Recommended Connection of Unused Pins	16
3.	INTERNAL MEMORY SIZE SWITCHING REGISTER (IMS)	20
4.	INTERNAL EXPANSION RAM SIZE SWITCHING REGISTER (IXS) (μ PD78P058 ONLY)	22
5.	PROM PROGRAMMING	23
	5.1 Operating Modes	23
	5.2 PROM Write Procedure	
	5.3 PROM Read Procedure	29
6.	ERASURE METHOD (μPD78P054KK-T, 78P058KK-T ONLY)	30
7.	ERASURE WINDOW OPAQUE FILM (μ PD78P054KK-T, 78P058KK-T ONLY)	30
8.	SCREENING OF ONE-TIME PROM VERSIONS	30
9.	ELECTRICAL SPECIFICATIONS	31
10.	CHARACTERISTICS CURVES (FOR REFERENCE ONLY)	66
11.	PACKAGE DRAWINGS	70
12.	RECOMMENDED SOLDERING CONDITIONS	73
ΑP	PENDIX A. DEVELOPMENT TOOLS	75
ΑP	PENDIX B. RELATED DOCUMENTS	81



1. DIFFERENCES BETWEEN μ PD78P054, 78P058 AND MASK ROM VERSIONS

The μ PD78P054 and 78P058 are single-chip microcontrollers with on-chip one-time writable PROM or with on-chip EPROM which has program write, erasure, and rewrite capability.

It is possible to make all the functions, except for the PROM specification and mask option of P60 to P63 pins, the same as those of mask ROM versions by setting the internal memory size switching register (IMS) and internal expansion RAM size switching register (IXS).

Differences between the PROM versions (μ PD78P054 and 78P058) and mask ROM versions (μ PD78052, 78053, 78054, 78055, 78056, and 78058) are shown in Table 1-1.

Table 1-1. Differences between μ PD78P054, 78P058 and Mask ROM Versions

Item	μPD78P054, 78P058	Mask ROM Versions
Internal ROM structure	One-time PROM/EPROM	Mask ROM
Internal ROM capacity	μPD78P054: 32 Kbytes μPD78P058: 60 Kbytes	μPD78052: 16 Kbytes μPD78053: 24 Kbytes μPD78054: 32 Kbytes μPD78055: 40 Kbytes μPD78056: 48 Kbytes μPD78058: 60 Kbytes
Internal high-speed RAM capacity	1024 bytes	μPD78052: 512 bytes Other than $μ$ PD78052: 1024 bytes
Internal expansion RAM capacity	μPD78P054: None μPD78P058: 1024 bytes	μPD78058: 1024 bytes Other than $μ$ PD78058: None
Change of internal ROM and internal high-speed RAM capacity by internal memory size switching register (IMS)	Can be changed ^{Note 1}	Cannot be changed
Change of internal expansion RAM capacity by internal expansion RAM size switching register (IXS)	Can be changed ^{Note 2}	Cannot be changed
IC pin	None	Provided
V _{PP} pin	Provided	None
Pull-up resistor on-chip mask option of P60 to P63 pins	None	Provided
Electrical specifications, recommended soldering conditions	Refer to the data sheet for each product	

Notes 1. The internal PROM capacity and internal high-speed RAM capacity become as follows by RESET input.
 Internal PROM capacity: 32 Kbytes (μPD78P054), 60 Kbytes (μPD78P058)
 Internal high-speed RAM capacity: 1024 bytes

2. The internal expansion RAM capacity becomes 1024 bytes by RESET input (μPD78P058 only).

Caution The PROM version and mask ROM version differ in noise tolerance and noise emission. When replacing a PROM version with a mask ROM version when switching from experimental production to mass production, make a thorough evaluation with a CS (commercial sample) version (not ES (engineering sample) version) of the mask ROM version.

Remarks 1. The μ PD78P054 is a PROM version of the μ PD78052, 78053, and 78054. The μ PD78P058 is a PROM version of the μ PD78055, 78056, and 78058.

2. The internal expansion RAM size switching register (IXS) is included only in the μ PD78058 and 78P058.



2. PIN FUNCTIONS

2.1 Pins in Normal Operating Mode

(1) Port pins (1/2)

Pin Name	Input/Output	F	unction	After Reset	Alternate Function
P00	Input	Port 0	Input only	Input	INTP0/TI00
P01	Input/output	8-bit input/output port	Input/output can be specified	Input	INTP1/TI01
P02			in 1-bit units.		INTP2
P03			When used as an input port, an on-chip pull-up resistor can		INTP3
P04			be specified by means of		INTP4
P05			software.		INTP5
P06					INTP6
P07Note 1	Input		Input only	Input	XT1
P10 to P17	Input/output	Port 1 8-bit input/output port Input/output can be specified When used as an input port, be specified by means of sof	Input	ANI0 to ANI7	
P20	Input/output	Port 2	Input	SI1	
P21		8-bit input/output port			SO1
P22		Input/output can be specified			SCK1
P23		be specified by means of sof	an on-chip pull-up resistor can		STB
P24		be specified by means of cor	thato.		BUSY
P25					SI0/SB0
P26					SO0/SB1
P27					SCK0
P30	Input/output	Port 3		Input	TO0
P31		8-bit input/output port			TO1
P32		Input/output can be specified			TO2
P33		be specified by means of sof	an on-chip pull-up resistor can tware.		TI1
P34		, , , , , , , , , , , , , , , , , , , ,			TI2
P35					PCL
P36					BUZ
P37					

Notes 1. When using the P07/XT1 pin as an input port, set bit 6 (FRC) of the processor clock control register (PCC) to 1 (be sure not to use the feedback resistor of the subsystem clock oscillation circuit).

2. When using the P10/ANI0 to P17/ANI7 pins as the A/D converter analog input pins, set port 1 to the input mode. At this time, the pull-up resistors are automatically disconnected.



(1) Port pins (2/2)

Pin Name	Input/Output	Fun	ction	After Reset	Alternate Function
P40 to P47	Input/output	Port 4 8-bit input/output port Input/output can be specified in When used as an input port, an be specified by means of softwo Set the test input flag (KRIF) to	Input	AD0 to AD7	
P50 to P57	Input/output	Port 5 8-bit input/output port LEDs can be driven directly. Input/output can be specified in When used as an input port, an be specified by means of software	Input	A8 to A15	
P60	Input/output	Port 6	N-ch open-drain input/output port.	Input	_
P61		8-bit input/output port	LEDs can be driven directly.		
P62		Input/output can be specified in 1-bit units.			
P63		iii i-bit diiits.			
P64			When used as an input port,	Input	RD
P65			an on-chip pull-up resistor can		WR
P66			be specified by means of software.		WAIT
P67			Software.		ASTB
P70	Input/output	Port 7 3-bit input/output port		Input	SI2/RxD
P71		Input/output can be specified in When used as an input port, an			SO2/TxD
P72		be specified by means of software			SCK2/ASCK
P120 to P127	Input/output	Port 12 8-bit input/output port Input/output can be specified in When used as an input port, an be specified by means of softwa	Input	RTP0 to RTP7	
P130, P131	Input/output	Port 13 2-bit input/output port Input/output can be specified in When used as an input port, an be specified by means of softwo	on-chip pull-up resistor can	Input	ANO0, ANO1



(2) Non-port pins (1/2)

Pin Name	Input/Output	Function	After Reset	Alternate Function
INTP0	Input	External interrupt request input for which the valid edge (rising	Input	P00/TI00
INTP1		edge, falling edge, and both rising and falling edges) can be		P01/TI01
INTP2		specified.		P02
INTP3				P03
INTP4				P04
INTP5				P05
INTP6				P06
SI0	Input	Serial interface serial data input	Input	P25/SB0
SI1				P20
SI2				P70/RxD
SO0	Output	Serial interface serial data output	Input	P26/SB1
SO1				P21
SO2				P71/TxD
SB0	Input/output	Serial interface serial data input/output	Input	P25/SI0
SB1				P26/SO0
SCK0	Input/output	Serial interface serial clock input/output	Input	P27
SCK1				P22
SCK2				P72/ASCK
STB	Output	Serial interface automatic transmit/receive strobe output	Input	P23
BUSY	Input	Serial interface automatic transmit/receive busy input	Input	P24
RxD	Input	Serial data input for asynchronous serial interface	Input	P70/SI2
TxD	Output	Serial data output for asynchronous serial interface	Input	P71/SO2
ASCK	Input	Serial clock input for asynchronous serial interface	Input	P72/SCK2
TI00	Input	External count clock input to 16-bit timer (TM0)	Input	P00/INTP0
TI01		Capture trigger signal input to capture register (CR00)		P01/INTP1
TI1		External count clock input to 8-bit timer (TM1)		P33
TI2		External count clock input to 8-bit timer (TM2)		P34
TO0	Output	16-bit timer (TM0) output (also used for 14-bit PWM output)	Input	P30
TO1		8-bit timer (TM1) output		P31
TO2		8-bit timer (TM2) output		P32
PCL	Output	Clock output (for trimming of main system clock and subsystem clock)	Input	P35
BUZ	Output	Buzzer output	Input	P36
RTP0 to RTP7	Output	Real-time output port which outputs data in synchronization with a trigger	Input	P120 to P127
AD0 to AD7	Input/output	Lower address/data bus for expanding memory externally	Input	P40 to P47
A8 to A15	Output	Higher address bus for expanding memory externally	Input	P50 to P57
RD	Output	Strobe signal output for reading from external memory	Input	P64
WR		Strobe signal output for writing to external memory	Input	P65



(2) Non-port pins (2/2)

Pin Name	Input/Output	Function	After Reset	Alternate Function
WAIT	Input	Wait insertion when accessing external memory	Input	P66
ASTB	Output	Strobe output that externally latches address information output to ports 4 and 5 to access external memory	Input	P67
ANI0 to ANI7	Input	Analog input of A/D converter	Input	P10 to P17
ANO0, ANO1	Output	Analog output of D/A converter	Input	P130, P131
AV _{REF0}	Input	Reference voltage input of A/D converter	_	_
AV _{REF1}	Input	Reference voltage input of D/A converter	_	_
AVDD	_	Analog power supply of A/D converter. Connect to VDD.	_	_
AVss	_	Ground potential of A/D converter and D/A converter. Connect to Vss.	_	_
RESET	Input	System reset input	_	_
X1	Input	Connecting crystal resonator for main system clock oscillation	_	_
X2	_		_	_
XT1	Input	Connecting crystal resonator for subsystem clock oscillation	Input	P07
XT2	_		_	_
V _{DD}	_	Positive power supply	_	_
VPP	_	High-voltage applied during program write/verify. Connect directly to Vss in normal operating mode.	_	_
Vss	_	Ground potential	_	_

2.2 Pins in PROM Programming Mode

Pin Name	Input/Output	Function
RESET	Input	PROM programming mode setting When +5 V or +12.5 V is applied to the V _{PP} pin and a low-level signal is applied to the RESET pin, this chip is set in the PROM programming mode.
V _{PP}	Input	PROM programming mode setting and high-voltage applied during program write/verification
A0 to A16	Input	Address bus
D0 to D7	Input/output	Data bus
CE	Input	PROM enable input/program pulse input
ŌĒ	Input	Read strobe input to PROM
PGM	Input	Program/program inhibit input in PROM programming mode
VDD	_	Positive power supply
Vss	_	Ground potential



2.3 Pin Input/Output Circuits and Recommended Connection of Unused Pins

The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 2-1. For the input/output circuit configuration of each type, see Figure 2-1.

Table 2-1. Pin Input/Output Circuits (1/2)

Pin Name	Input/Output Circuit Type	I/O	Recommended Connection of Unused Pins
P00/INTP0/TI00	2	Input	Connect to Vss.
P01/INTP1/TI01	8-A	I/O	Independently connect to Vss via a resistor.
P02/INTP2			
P03/INTP3			
P04/INTP4			
P05/INTP5			
P06/INTP6			
P07/XT1	16	Input	Connect to VDD or Vss.
P10/ANI0 to P17/ANI7	11	I/O	Independently connect to VDD or Vss via a resistor.
P20/SI1	8-A		
P21/SO1	5-A		
P22/SCK1	8-A		
P23/STB	5-A		
P24/BUSY	8-A		
P25/SI0/SB0	10-A		
P26/SO0/SB1			
P27/SCK0			
P30/TO0	5-A		
P31/TO1			
P32/TO2			
P33/TI1	8-A		
P34/TI2			
P35/PCL	5-A		
P36/BUZ			
P37			
P40/AD0 to P47/AD7	5-E		Independently connect to VDD via a resistor.
P50/A8 to P57/A15	5-A		Independently connect to VDD or Vss via a resistor.
P60 to P63	13-D		Independently connect to VDD via a resistor.
P64/RD	5-A		Independently connect to VDD or Vss via a resistor.
P65/WR			
P66/WAIT			
P67/ASTB			
P70/SI2/RxD	8-A		
P71/SO2/TxD	5-A		
P72/SCK2/ASCK	8-A		
P120/RTP0 to P127/RTP7	5-A		
P130/ANO0, P131/ANO1	12-A		Independently connect to Vss via a resistor.




Table 2-1. Pin Input/Output Circuit Type (2/2)

Pin Name	Input/Output Circuit Type	I/O	Recommended Connection of Unused Pins		
RESET	2	Input	_		
XT2	16	_	Leave open.		
AV _{REF0}	_		Connect to Vss.		
AV _{REF1}]		Connect to V _{DD} .		
AVDD					
AVss			Connect to Vss.		
VPP	1		Connect directly to Vss.		



Figure 2-1. Pin Input/Output Circuits (1/2)





Type 12-A Type 16 V_{DD} Feedback Pullup cut-off enable P-ch Data -O IN/OUT Output disable Input enable Analog output XT1 XT2 voltage Type 13-D -○ IN/OUT Data Output disable $\overline{\mathsf{RD}}$ Middle-voltage input buffer

Figure 2-1. Pin Input/Output Circuits (2/2)



3. INTERNAL MEMORY SIZE SWITCHING REGISTER (IMS)

IMS is a register that is set by software and is used to specify a part of the internal memory that is not to be used. By setting IMS, the internal memory (ROM, RAM) of the μ PD78P054, 78P058 can be mapped identically to that of a mask ROM version.

IMS is set with an 8-bit memory manipulation instruction.

 $\overline{\text{RESET}}$ input sets IMS to C8H (μ PD78P054)/CFH (μ PD78P058).

Figure 3-1. Format of Internal Memory Size Switching Register (μPD78P054)




Table 3-1 shows the setting values of IMS which make the memory map the same as that of the various mask ROM versions.

Table 3-1. Internal Memory Size Switching Register Setting Values (μPD78P054)

Target Mask ROM Version	IMS Setting Value
μPD78052	44H
μPD78053	C6H
μPD78054	C8H

Symbol 3 2 0 Address After reset R/W IMS RAM1 RAM0 ROM1 ROM0 FFF0H CFH R/W RAM2 0 ROM3 ROM2 Selection of internal ROM3 ROM2 ROM1 ROM0 **ROM** capacity 0 0 0 1 16 Kbytes 0 1 1 0 24 Kbytes 0 0 0 32 Kbytes 1 1 0 1 0 40 Kbytes 0 0 48 Kbytes 1 1 56 Kbytes Note 1 1 1 0 1 1 1 60 Kbytes 1 Other than above Setting prohibited Selection of internal RAM2 RAM1 RAM0 high-speed RAM capacity 0 1 0 512 bytes 1 1 0 1024 bytes Other than above Setting prohibited

Figure 3-2. Format of Internal Memory Size Switching Register (μ PD78P058)

Note Set the internal ROM capacity to 56 Kbytes or less when the external device expansion function is used.

Table 3-2 shows the setting values of IMS which make the memory map the same as that of the various mask ROM versions.

Table 3-2. Internal Memory Size Switching Register Setting Values (μPD78P058)

Target Mask ROM Version	IMS Setting Value
μPD78052	44H
μPD78053	C6H
μPD78054	C8H
μPD78055	CAH
μPD78056	CCH
μPD78058	CFH



4. INTERNAL EXPANSION RAM SIZE SWITCHING REGISTER (IXS) (μ PD78P058 ONLY)

IXS is a register that is set by software and is used to set the internal expansion RAM capacity. By setting IXS, it is possible to get the same memory map as that of a mask ROM version having a different internal expansion RAM capacity.

IXS is set with an 8-bit memory manipulation instruction.

RESET input sets IXS to 0AH.

Figure 4-1. Format of Internal Expansion RAM Size Switching Register




Table 4-1 shows the setting values of IXS which make the memory map the same as that of the various mask ROM versions.

Table 4-1. Internal Expansion RAM Size Switching Register Setting Values

Target Mask ROM Version	IXS Setting Value
μPD78052	0CH
μPD78053	
μPD78054	
μPD78055	
μPD78056	
μPD78058	0AH

Remark Even if a μ PD78P058 program that includes "MOV IXS, #0CH" is implemented in the μ PD78052, 78053, 78054, 78055, or 78056, operation will not be affected.



5. PROM PROGRAMMING

The μ PD78P054 and 78P058 have 32 Kbytes and 60 Kbytes respectively of on-chip PROM as program memory. For programming, set the PROM programming mode with the VPP and $\overline{\text{RESET}}$ pins. For the connector of unused pins, refer to **PIN CONFIGURATIONS (Top View) (2) PROM programming mode**.

Caution The program of the μ PD78P054 should be written in the address range 0000H to 7FFFH (the last address, 7FFFH, should be specified). The program of the μ PD78P058 should be written in the address range 0000H to EFFFH (the last address, EFFFH, should be specified). Writing cannot be performed with a PROM programmer that cannot specify the write addresses.

5.1 Operating Modes

When +5 V or +12.5 V is applied to the VPP pin and a low level signal is applied to the \overline{RESET} pin, the PROM programming mode is set. This mode will become the operating mode as shown in Table 5-1 when the \overline{CE} , \overline{OE} and \overline{PGM} pins are set as shown.

Table 5-1. Operating Modes of PROM Programming

Further, when the read mode is set, it is possible to read the contents of the PROM.

Pin

Pin Operating Mode	RESET	V _{PP}	V _{DD}	CE	ŌĒ	PGM	D0 to D7
Page data latch	L	+12.5 V	+6.5 V	Н	L	Н	Data input
Page write				Н	Н	L	High-impedance
Byte write				L	Н	L	Data input
Program verify				L	L	Н	Data output
Program inhibit				×	Н	Н	High-impedance
				×	L	L	
Read		+5 V	+5 V	L	L	Н	Data output
Output disable				L	Н	×	High-impedance
Standby				Н	×	×	High-impedance

Data Sheet U10417EJ3V0DS00

Remark x: L or H



(1) Read mode

Read mode is set if $\overline{CE} = L$, $\overline{OE} = L$ is set.

(2) Output disable mode

Data output becomes high-impedance, and is in the output disable mode, if $\overline{OE} = H$ is set.

Therefore, data can be read from any device by controlling the \overline{OE} pin, if multiple μ PD78P054s or 78P058s are connected to the data bus.

(3) Standby mode

Standby mode is set if $\overline{CE} = H$ is set.

In this mode, data output becomes high-impedance irrespective of the \overline{OE} status.

(4) Page data latch mode

Page data latch mode is set if $\overline{CE} = H$, $\overline{PGM} = H$, $\overline{OE} = L$ is set when page write mode is entered. In this mode, 1-page 4-byte data is latched in an internal address/data latch circuit.

(5) Page write mode

After 1 page 4 bytes of addresses and data are latched in the page data latch mode, a page write is executed by applying a 0.1-ms program pulse (active low) to the \overline{PGM} pin with $\overline{CE} = H$, $\overline{OE} = H$. Program verification can then be performed when $\overline{CE} = L$, $\overline{OE} = L$ is set.

If programming is not performed by a one-time program pulse, X ($X \le 10$) write and verification operations should be executed repeatedly.

(6) Byte write mode

Byte write is executed when a 0.1-ms program pulse (active low) is applied to the \overline{PGM} pin with $\overline{CE} = L$, $\overline{OE} = H$. Program verification can then be performed when $\overline{OE} = L$ is set.

If programming is not performed by a one-time program pulse, X ($X \le 10$) write and verification operations should be executed repeatedly.

(7) Program verify mode

Program verify mode is set if $\overline{CE} = L$, $\overline{PGM} = H$, $\overline{OE} = L$ is set.

In this mode, after writing, check if the write operation was performed correctly.


(8) Program inhibit mode

Program inhibit mode is used when the $\overline{\text{OE}}$ pin, VPP pin, and D0 to D7 pins of multiple μ PD78P054s or 78P058s are connected in parallel and a write is performed to one of those devices.

When a write operation is performed, the page write mode or byte write mode described above is used. At this time, a write is not performed to a device which has the \overline{PGM} pin driven high.

5.2 PROM Write Procedure

Figure 5-1. Page Program Mode Flowchart




Remark G = Start address

N = Program last address



Figure 5-2. Page Program Mode Timing



Start Address = G $V_{DD} = 6.5 \text{ V}, V_{PP} = 12.5 \text{ V}$ X = 0X = X + 1No Yes X = 10? 0.1-ms program pulse Address = Address + 1 Fail Verify Pass No Address = N? Yes $V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, V_{PP} = V_{DD}$ Pass Fail Verify all bytes All pass End of writing Defective product

Figure 5-3. Byte Program Mode Flowchart

Remark G = Start address

N = Program last address



Program Program verify A0 to A16 Hi-Z D0 to D7 Data input Data output V_{PP} V_{PP} V_{DD} $V_{DD} + 1.5$ V_{DD} V_{DD} V_{IH} CE V_{IL} V_{IH} PGM V_{IL} VIH ŌE V_{IL}

Figure 5-4. Byte Program Mode Timing

- Cautions 1. V_{DD} should be applied before V_{PP} and removed after V_{PP} .
 - 2. VPP must not exceed +13.5 V including overshoot.
 - 3. Reliability may be adversely affected if removal/reinsertion is performed while +12.5 V is being applied to V_{PP} .




5.3 PROM Read Procedure

The contents of PROM can be read out to the external data bus (D0 to D7) using the read procedure shown below.

- (1) Fix the RESET pin at low level, supply +5 V to the VPP pin, and connect all other unused pins as shown in PIN CONFIGURATIONS (Top View) (2) PROM programming mode.
- (2) Supply +5 V to the VDD and VPP pins.
- (3) Input the address of data to be read to the A0 to A16 pins.
- (4) Read mode
- (5) Output data to D0 to D7 pins.

The timing of the above steps (2) to (5) is shown in Figure 5-5.

Figure 5-5. PROM Read Timing





6. ERASURE METHOD (μ PD78P054KK-T, 78P058KK-T ONLY)

The μ PD78P054KK-T and 78P058KK-T are capable of erasing (FFH) the contents of data written in a program memory and rewriting.

When erasing the data, irradiate light having a wavelength of less than about 400 nm to the window on the top of the package. Normally, ultraviolet rays of 254-nm wavelength should be used. The volume of irradiation required to completely erase the data is as follows:

- UV intensity × erasing time: 30 W•s/cm² or more
- Erasing time: 40 minutes or more (When a UV lamp of 12 mW/cm² is used. However, a longer time may be
 needed because of deterioration in performance of the UV lamp, contamination of the erasing
 window, etc.)

When erasing the data, set up the UV lamp within 2.5 cm from the erasing window. Further, if a filter is provided on the UV lamp, remove the filter during the erasure process.

7. ERASURE WINDOW OPAQUE FILM (μPD78P054KK-T, 78P058KK-T ONLY)

To protect from unintentional erasure by other than EPROM erasure lamp light, or to protect internal circuits other than EPROM from malfunction due to light coming in through the window, mask the window with the attached opaque film when EPROM erasure is not being performed.

8. SCREENING OF ONE-TIME PROM VERSIONS

The one-time PROM versions (μ PD78P054GC-8BT, 78P054GK-BE9, and 78P058GC-8BT) cannot be tested completely by NEC before being shipped, because of their structure. It is recommended to perform screening to verify PROM after writing the necessary data and following high-temperature storage under the conditions below.

Storage Temperature	Storage Time
125°C	24 hours

At present, a fee is charged by NEC for the one-time PROM writing, marking, screening, and verifying service for QTOP microcontrollers. For details, contact your sales representative.



9. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings ($T_A = 25^{\circ}C$)

Parameter	Symbol		Conditions		Ratings	Unit
Supply voltage	Vdd				-0.3 to +7.0	V
	V _{PP}				-0.3 to +13.5	V
	AV _{DD}				-0.3 to V _{DD} + 0.3	V
	AV _{REF0}				-0.3 to V _{DD} + 0.3	V
	AV _{REF1}				-0.3 to V _{DD} + 0.3	V
	AVss				-0.3 to +0.3	V
Input voltage	VII	P40 to P47, P	10 to P17, P20 to P27, 50 to P57, P64 to P67, , P130, P131, X1, X2, X	-0.3 to V _{DD} + 0.3	V	
	V ₁₂	P60 to P63	N-ch open-drain		-0.3 to +16	V
	V _{I3} A9 PROM programming mode		-0.3 to +13.5	V		
Output voltage	Vo		1		-0.3 to V _{DD} + 0.3	V
Analog input voltage	Van	P10 to P17	Analog input pins		AVss - 0.3 to AVREF0 + 0.3	V
Output current, high	Іон	Per pin		-10	mA	
		Total for P01 to P06, P30 to P37, P56, P57, P60 to P67, P120 to P127			-15	mA
			to P17, P20 to P27, P40 70 to P72, P130, P131	-15	mA	
Output current, low	loLNote	Per pin		peak value	30	mA
				r.m.s. value	15	mA
		Total for P50	to P55	peak value	100	mA
				r.m.s. value	70	mA
		Total for P56,	P57, P60 to P63	peak value	100	mA
				r.m.s. value	70	mA
		Total for P10	to P17, P20 to P27,	peak value	50	mA
		P40 to P47, P	70 to P72, P130, P131	r.m.s. value	20	mA
		Total for P01	to P06, P30 to P37,	peak value	50	mA
		P64 to P67, P120 to P127		r.m.s value	20	mA
Operating ambient temperature	Та			ı	-40 to +85	°C
Storage temperature	T _{stg}				-65 to +150	°C

Note r.m.s. values should be calculated as follows: [r.m.s. value] = [peak value] $\times \sqrt{\text{Duty}}$

Caution Product quality may suffer if the absolute maximum rating is exceeded momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions which ensure that the absolute maximum ratings are not exceeded.

Remark Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins.



Main System Clock Oscillator Characteristics (T_A = −40 to +85°C, V_{DD} = 2.0 to 6.0 V)

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	X2 X1 VPP	Oscillation frequency (fx)Note 1	V _{DD} = Oscillation voltage range	1.0		5.0	MHz
	C2 C1	Oscillation stabilization time Note 2	After VDD has reached MIN. of oscillation voltage range			4	ms
Crystal resonator	X2 X1 VPP	Oscillation frequency (fx)Note 1		1.0		5.0	MHz
	C2 C1	Oscillation stabilization time ^{Note 2}	V _{DD} = 4.5 to 6.0 V			10	ms
	- ·					30	
External clock	X2 X1	X1 input frequency (fx)Note 1		1.0		5.0	MHz
	μPD74HCU04 Δ	X1 input high-/low-level width (txH/txL)		85		500	ns

Notes 1. Indicates only the oscillator characteristics. See the AC Characteristics for instruction execution time.

- 2. Time required to stabilize oscillation after a reset or STOP mode release.
- Cautions 1. When using the main system clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
 - Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - · Always make the ground point of the oscillator capacitor the same potential as Vss.
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.
 - When the main system clock is stopped and the device is operating on the subsystem clock, wait until the oscillation stabilization time has been secured by the program before switching back to the main system clock.



Subsystem Clock Oscillator Characteristics (TA = -40 to +85°C, VDD = 2.0 to 6.0 V)

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator		Oscillation frequency (f _{XT})Note 1		32	32.768	35	kHz
	C4 — C3	Oscillation stabilization time ^{Note 2}	V _{DD} = 4.5 to 6.0 V		1.2	2	s
	<u>+</u> ·					10	
External clock	XT2 XT1	XT1 input frequency (fxT)Note 1		32		100	kHz
	μPD74HCU04 Δ	XT1 input high-/low-level width (txth/txtl)		5		15	μs

Notes 1. Indicates only the oscillator characteristics. See the AC Characteristics for instruction execution time.

2. Time required to stabilize oscillation after VDD reaches oscillation voltage range MIN.

Cautions 1. When using the subsystem clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- . Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- · Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- The subsystem clock oscillator is designed as a low-amplitude circuit for reducing current consumption, and is more prone to malfunction due to noise than the main system clock oscillator. Particular care is therefore required with the wiring method when the subsystem clock is used.

Data Sheet U10417EJ3V0DS00 33



Recommended Oscillator Constant

(1) μ PD78P054

Main system clock: Ceramic resonator ($T_A = -40 \text{ to } +85^{\circ}\text{C}$)

Manufacturer Product Name		Frequency	Recommended Circuit Constant		Oscillation Voltage Range	
		(MHz)	C1 (pF)	C2 (pF)	MIN. (V)	MAX. (V)
TDK Corp.	CCR4.0MC3	4.0	On-chip	On-chip	2.0	6.0
	CCR5.0MC3	5.0	On-chip	On-chip	2.0	6.0

Subsystem clock: Crystal resonator ($T_A = -40 \text{ to } +85^{\circ}\text{C}$)

Manufacturer	Product Name	Frequency	Recomm	ended Circui	Oscillation Voltage Range		
		(kHz)	C3 (pF)	C4 (pF)	R1 (kΩ)	MIN. (V)	MAX. (V)
Daishinku Corp.	DT-38 (1TA252E00, load capacitance 12.5 pF)	32.768	22	22	330	2.0	6.0

Caution

The oscillator constant and oscillation voltage range indicate conditions of stable oscillation. Oscillation frequency precision is not guaranteed. For applications requiring oscillation frequency precision, the oscillation frequency must be adjusted on the implementation circuit. For details, please contact directly the manufacturer of the resonator you will use.



(2) μ PD78P058

Main system clock: Ceramic resonator ($T_A = -20 \text{ to } +80^{\circ}\text{C}$)

Manufacturer	Product Name	Frequency (MHz)		nded Circuit stant	Oscillation Voltage Range		
			C1 (pF)	C2 (pF)	MIN. (V)	MAX. (V)	
Kyocera Corp.	KBR-4.19MKS	4.19	On-chip	On-chip	2.0	6.0	

Main system clock: Ceramic resonator ($T_A = -40 \text{ to } +85^{\circ}\text{C}$)

Manufacturer	Product Name	Frequency (MHz)	Recommended Circuit Constant		Oscillation Voltage Range		
			C1 (pF)	C2 (pF)	MIN. (V)	MAX. (V)	
Murata Mfg.	CST5.00MGW	5.0	On-chip	On-chip	2.7	6.0	
Co., Ltd.	CSA5.00MG	5.0	30	30	2.7	6.0	

Caution

The oscillator constant and oscillation voltage range indicate conditions of stable oscillation. Oscillation frequency precision is not guaranteed. For applications requiring oscillation frequency precision, the oscillation frequency must be adjusted on the implementation circuit. For details, please contact directly the manufacturer of the resonator you will use.

Capacitance (TA = 25°C, VDD = Vss = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input capacitance	Cin	f = 1 MHz, Unmeasured pins returned to 0 V				15	pF
Input/output capacitance	Сю	f = 1 MHz Unmeasured pins returned to 0 V	P01 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P120 to P127, P130, P131			15	pF
			P60 to P63			20	pF

Remark Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins.



DC Characteristics (TA = -40 to +85°C, VDD = 2.0 to 6.0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	V _{IH1}	P10 to P17, P21, P23, P30 to P32, P35 to P37, P40 to P47, P50 to P57,	V _{DD} = 2.7 to 6.0 V	0.7V _{DD}		V _{DD}	V
		P64 to P67, P71, P120 to P127, P130, P131		0.8V _{DD}		V _{DD}	V
	V _{IH2}	P00 to P06, P20, P22, P24 to P27,	V _{DD} = 2.7 to 6.0 V	0.8V _{DD}		V _{DD}	V
		P33, P34, P70, P72, RESET		0.85V _{DD}		V _{DD}	V
	VIH3	P60 to P63	V _{DD} = 2.7 to 6.0 V	0.7V _{DD}		15	V
		(N-ch open-drain)		0.8V _{DD}		15	V
	V _{IH4}	X1, X2	V _{DD} = 2.7 to 6.0 V	V _{DD} - 0.5		V _{DD}	V
				V _{DD} - 0.2		V _{DD}	V
	V _{IH5}	XT1/P07, XT2	4.5 V ≤ V _{DD} ≤ 6.0 V	0.8V _{DD}		V _{DD}	V
			2.7 V ≤ V _{DD} < 4.5 V	0.9V _{DD}		V _{DD}	V
			2.0 V ≤ V _{DD} < 2.7 V ^{Note}	0.9V _{DD}		V _{DD}	V
Input voltage, low	VIL1	P10 to P17, P21, P23, P30 to P32, P35 to P37, P40 to P47,	V _{DD} = 2.7 to 6.0 V	0		0.3V _{DD}	V
		P50 to P57, P64 to P67, P71, P120 to P127, P130, P131		0		0.2V _{DD}	V
	V _{IL2}	P00 to P06, P20, P22, P24 to P27,	V _{DD} = 2.7 to 6.0 V	0		0.2V _{DD}	V
		P33, P34, P70, P72, RESET		0		0.15Vpd	V
	VIL3	P60 to P63	4.5 V ≤ V _{DD} ≤ 6.0 V	0		0.3V _{DD}	V
			2.7 V ≤ V _{DD} < 4.5 V	0		0.2V _{DD}	V
				0		0.1V _{DD}	V
	VIL4	X1, X2	V _{DD} = 2.7 to 6.0 V	0		0.4	V
				0		0.2	V
	VIL5	XT1/P07, XT2	4.5 V ≤ V _{DD} ≤ 6.0 V	0		0.2V _{DD}	V
			2.7 V ≤ V _{DD} < 4.5 V	0		0.1V _{DD}	V
			2.0 V ≤ V _{DD} < 2.7 V ^{Note}	0 V _{DD} – 1.0		0.1V _{DD}	V
Output voltage, high	Vон1	V _{DD} = 4.5 to 6.0 V, I _{OH} = -1 mA					V
		Ioн = -100 μA	T	VDD - 0.5			V
Output voltage, low	V _{OL1}	P50 to P57, P60 to P63	$V_{DD} = 4.5 \text{ to } 6.0 \text{ V},$ $I_{OL} = 15 \text{ mA}$		0.4	2.0	V
		P01 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P64 to P67, P70 to P72, P120 to P127, P130, P131	V _{DD} = 4.5 to 6.0 V, I _{OL} = 1.6 mA			0.4	V
	Vol2	SB0, SB1, SCK0	$V_{DD} = 4.5 \text{ to } 6.0 \text{ V},$ N-ch open-drain, with pull-up resistor $(R = 1 k\Omega)$			0.2VDD	V
	Vol3	IoL = 400 μA				0.5	V

Note When the XT1/P07 pin is used as P07, the inverse phase of P07 should be input to XT2 using an inverter.

Remark Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins.



DC Characteristics (T_A = -40 to +85°C, V_{DD} = 2.0 to 6.0 V)

Parameter	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Input leakage current, high	Плн1	VIN = VDD	P30 to P37, P40 to P60 to P67, P70 to	P00 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P72, P120 to P127, P130, P131, RESET X1, X2, XT1/P07, XT2			3	μΑ
	I _{LIH2}		X1, X2, XT1/P07,	XT2			20	μΑ
	Ішнз	VIN = 15 V	P60 to P63	P60 to P63			80	μΑ
Input leakage current, low	ILIL1	VIN = 0 V	P30 to P37, P40 to P64 to P67, P70 to	P00 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P120 to P127, P130, P131, RESET			-3	μΑ
	ILIL2		X1, X2, XT1/P07,	XT2			-20	μΑ
	ILIL3	1	P60 to P63				_3Note 1	μΑ
Output leakage current, high	Ісон1	Vout = Vdd	·				3	μΑ
Output leakage current, low	ILOL1	Vout = 0 V	Vоит = 0 V				-3	μΑ
		to P06, P10 to P17, 30 to P37, P40 to P47,	4.5 V ≤ V _{DD} ≤ 6.0 V	15	40	90	kΩ	
			, P64 to P67, P70 to P72, $2.7 \text{ V} \le \text{V}_{DD} < 4.5 \text{ V}$		20		500	kΩ

Notes 1. For P60 to P63, a low-level input leakage current of $-200 \mu A$ (MAX.) flows only for 1.5 clocks (without wait) after the read instruction has been executed to port 6 (P6) or port mode register 6 (PM6). At times other than this 1.5-clock interval a $-3 \mu A$ (MAX.) current flows.

2. A software pull-up resistor can only be used in the range or $V_{DD} = 2.7$ to 6.0 V.

Remark Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins.



DC Characteristics (TA = -40 to +85°C, VDD = 2.0 to 6.0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Supply currentNote 5	I _{DD1}	5.0-MHz crystal oscillation operating	V _{DD} = 5.0 V ±10% ^{Note 1}		5	15	mA
		mode $(fxx = 2.5 \text{ MHz})^{\text{Note } 3}$	V _{DD} = 3.0 V ±10%Note 2		0.7	2.1	mA
			V _{DD} = 2.2 V ±10%Note 2		0.4	1.2	mA
		5.0-MHz crystal oscillation operating	V _{DD} = 5.0 V ±10% ^{Note 1}		9.0	27.0	mA
		mode $(fxx = 5.0 \text{ MHz})^{\text{Note 4}}$	V _{DD} = 3.0 V ±10% ^{Note 2}		1.0	3.0	mA
	I _{DD2}	5.0-MHz crystal oscillation HALT	V _{DD} = 5.0 V ±10%		1.4	4.2	mA
		mode $(fxx = 2.5 \text{ MHz})^{\text{Note } 3}$	V _{DD} = 3.0 V ±10%		0.5	1.5	mA
			V _{DD} = 2.2 V ±10%		280	840	μΑ
		5.0-MHz crystal oscillation HALT	V _{DD} = 5.0 V ±10%		1.6	4.8	mA
		mode $(fxx = 5.0 \text{ MHz})^{\text{Note 4}}$	V _{DD} = 3.0 V ±10%		0.65	1.95	mA
	Іррз	32.768-kHz	V _{DD} = 5.0 V ±10%		135	270	μΑ
		1	V _{DD} = 3.0 V ±10%		95	190	μΑ
		mode ^{Note 6}	V _{DD} = 2.2 V ±10%		70	140	μΑ
	I _{DD4}	32.768-kHz	V _{DD} = 5.0 V ±10%		25	55	μΑ
		crystal oscillation HALT mode Note 6	V _{DD} = 3.0 V ±10%		5	15	μΑ
			V _{DD} = 2.2 V ±10%		2.5	12.5	μΑ
	I _{DD5}	XT1 = V _{DD}	V _{DD} = 5.0 V ±10%		1	30	μΑ
		STOP mode	V _{DD} = 3.0 V ±10%		0.5	10	μΑ
		Feedback resistor used	V _{DD} = 2.2 V ±10%		0.3	10	μΑ
	IDD6	XT1 = V _{DD}	V _{DD} = 5.0 V ±10%		0.1	30	μΑ
		STOP mode	V _{DD} = 3.0 V ±10%		0.05	10	μΑ
		Feedback resistor not used	V _{DD} = 2.2 V ±10%		0.05	10	μΑ

Notes 1. High-speed mode operation (when the processor clock control register (PCC) is set to 00H)

- 2. Low-speed mode operation (when PCC is set to 04H)
- 3. Operation with main system clock fxx = fx/2 (when the oscillation mode selection register (OSMS) is set to 00H)
- **4.** Operation with main system clock fxx = fx (when OSMS is set to 01H)
- **5.** Refers to the current flowing through the V_{DD} and AV_{DD} pins. The current flowing to the A/D converter, D/A converter, and on-chip pull-up resistors is not included.
- 6. When the main system clock operation is stopped.

38



AC Characteristics

(1) Basic operation (T_A = -40 to +85°C, V_{DD} = 2.0 to 6.0 V)


Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Cycle time	Tcy	Operating with main system clock	$V_{DD} = 2.7 \text{ to } 6.0 \text{ V}$	0.8		64	μs
(minimum instruction		$(fxx = 2.5 \text{ MHz})^{\text{Note 1}}$		2.2		64	μs
execution time)		Operating with main system clock	4.5 V ≤ V _{DD} ≤ 6.0 V	0.4		32	μs
		$(fxx = 5.0 \text{ MHz})^{\text{Note 2}}$	2.7 V ≤ V _{DD} < 4.5 V	0.8		32	μs
		Operating with subsystem clock		40Note 3	122	125	μs
TI01, TI1, TI2 input	fтı	V _{DD} = 4.5 to 6.0 V		0		4	MHz
frequency				0		275	kHz
TI00 input high-/low-	tтıн,			8/f _{sam} Note 4			μs
level width	t⊤ı∟						
TI01, TI1, TI2, input	tтıн,	V _{DD} = 4.5 to 6.0 V		100			ns
high-/low-level width	t⊤ı∟			1.8			μs
Interrupt request input	tinth,	INTP0		8/f _{sam} Note 4			μs
high-/low-level width	t INTL	INTP1 to INTP6, KR0 to KR7	V _{DD} = 2.7 to 6.0 V	10			μs
				20			μs
RESET low-level	trsl	V _{DD} = 2.7 to 6.0 V					μs
width				20			μs


Notes 1. Operation with main system clock fxx = fx/2 (when the oscillation mode selection register (OSMS) is set to 00H)

- **2.** Operation with main system clock fxx = fx (when OSMS is set to 01H)
- 3. Value when an external clock is used. When a crystal resonator is used, it is 114 μ s (MIN.).
- **4.** Selection of $f_{sam} = f_{xx}/2^N$, $f_{xx}/32$, $f_{xx}/64$, $f_{xx}/128$ is possible using bits 0 and 1 (SCS0 and SCS1) of the sampling clock selection register (SCS) (when N = 0 to 4).

39

Tcy vs V_{DD} (At fxx = fx/2 main system clock operation) Tcy vs V_{DD} (At fxx = fx main system clock operation)







(2) Read/write operations

(a) When MCS = 1, PCC2 to PCC0 = 000B ($T_A = -40$ to $+85^{\circ}$ C, $V_{DD} = 4.5$ to 6.0 V)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
ASTB high-level width	t ASTH		0.85tcy - 50		ns
Address setup time	tads		0.85tcy - 50		ns
Address hold time	tadh		50		ns
Data input time from address	tADD1			(2.85 + 2n)tcy - 80	ns
	tADD2			(4 + 2n)tcy - 100	ns
Data input time from $\overline{RD} \!\!\downarrow$	tRDD1			(2 + 2n)tcy - 100	ns
	tRDD2			(2.85 + 2n)tcy - 100	ns
Read data hold time	trdh		0		ns
RD low-level width	trdL1		(2 + 2n)tcy - 60		ns
	trdl2		(2.85 + 2n)tcy - 60		ns
$\overline{\text{WAIT}} \downarrow \text{input time from } \overline{\text{RD}} \downarrow$	trdwT1			0.85tcy - 50	ns
	trdwt2			2tcy - 60	ns
$\overline{WAIT} \downarrow input time from \overline{WR} \downarrow$	twrwt			2tcy - 60	ns
WAIT low-level width	twTL		(1.15 + 2n)tcy	(2 + 2n)tcy	ns
Write data setup time	twos		(2.85 + 2n)tcy - 100		ns
Write data hold time	twdн		20		ns
WR low-level width	twrL1		(2.85 + 2n)tcy - 60		ns
RD↓ delay time from ASTB↓	tastrd		25		ns
WR↓ delay time from ASTB↓	tastwr		0.85tcy + 20		ns
ASTB↑ delay time from RD↑ in external fetch	trdast		0.85tcy - 10	1.15tcy + 20	ns
Address hold time from RD↑ in external fetch	trdadh		0.85tcy - 50	1.15tcy + 50	ns
Write data output time from RD↑	trowd		40		ns
Write data output time from WR↓	twrwd		0	50	ns
Address hold time from $\overline{\mathrm{WR}} \uparrow$	twradh		0.85tcy	1.15tcy + 40	ns
RD↑ delay time from WAIT↑	twrd		1.15tcy + 40	3.15tcy + 40	ns
WR↑ delay time from WAIT↑	twtwr		1.15tcy + 30	3.15tcy + 30	ns

Remarks 1. MCS: Bit 0 of the oscillation mode selection register (OSMS)

2. PCC2 to PCC0: Bit 2 to bit 0 of the processor clock control register (PCC)

3. tcy = Tcy/4

4. n indicates the number of waits.

41



(b) Except when MCS = 1, PCC2 to PCC0 = 000B ($T_A = -40$ to +85°C, $V_{DD} = 2.0$ to 6.0 V)

(1/2)

Parameter	Cumbal	Conditions	MIN.	MAX.	(1/Z)
Parameter	Symbol			MAX.	Unit
ASTB high-level width	t asth	V _{DD} = 2.7 to 6.0 V	tcy - 80		ns
			tcy - 150		ns
Address setup time	tADS	$V_{DD} = 2.7 \text{ to } 6.0 \text{ V}$	tcy - 80		ns
			tcy - 150		ns
Address hold time	t adh	$V_{DD} = 2.7 \text{ to } 6.0 \text{ V}$	0.4tcy - 10		ns
			0.37tcy - 40		ns
Data input time from address	t _{ADD1}	V _{DD} = 2.7 to 6.0 V		(3 + 2n)tcy - 160	ns
				(3 + 2n)tcy - 320	ns
	t _{ADD2}	V _{DD} = 2.7 to 6.0 V		(4 + 2n)tcy - 200	ns
				(4 + 2n)tcy - 300	ns
Data input time from RD↓	t _{RDD1}	V _{DD} = 2.7 to 6.0 V		(1.4 + 2n)tcy - 70	ns
				(1.37 + 2n)tcy - 120	ns
	t _{RDD2}	V _{DD} = 2.7 to 6.0 V		(2.4 + 2n)tcy - 70	ns
				(2.37 + 2n)tcy - 120	ns
Read data hold time	t RDH		0		ns
RD low-level width	trdL1	V _{DD} = 2.7 to 6.0 V	(1.4 + 2n)tcy - 20		ns
			(1.37 + 2n)tcy - 20		ns
	tRDL2	V _{DD} = 2.7 to 6.0 V	(2.4 + 2n)tcy - 20		ns
			(2.37 + 2n)tcy - 20		ns
$\overline{\text{WAIT}} \downarrow \text{ input time from } \overline{\text{RD}} \downarrow$	tRDWT1	V _{DD} = 2.7 to 6.0 V		tcy - 100	ns
				tcy - 200	ns
	trdwt2	V _{DD} = 2.7 to 6.0 V		2tcy - 100	ns
				2tcy - 200	ns
$\overline{\mathrm{WAIT}} \downarrow \mathrm{input\ time\ from\ } \overline{\mathrm{WR}} \downarrow$	twrwt	V _{DD} = 2.7 to 6.0 V		2tcy - 100	ns
				2tcy - 200	ns
WAIT low-level width	twTL		(1 + 2n)tcy	(2 + 2n)tcy	ns
Write data setup time	twos	V _{DD} = 2.7 to 6.0 V	(2.4 + 2n)tcy - 60		ns
			(2.37 + 2n)tcy - 100		ns
Write data hold time	twoн		20		ns
WR low-level width	twrL1	V _{DD} = 2.7 to 6.0 V	(2.4 + 2n)tcy - 20		ns
			(2.37 + 2n)tcy - 20		ns

Remarks 1. MCS: Bit 0 of the oscillation mode selection register (OSMS)

- 2. PCC2 to PCC0: Bit 2 to bit 0 of the processor clock control register (PCC)
- **3.** tcy = Tcy/4
- 4. n indicates the number of waits.



(b) Except when MCS = 1, PCC2 to PCC0 = 000B ($T_A = -40$ to $+85^{\circ}$ C, $V_{DD} = 2.0$ to 6.0 V)

(2/2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{RD} \!\!\downarrow delay$ time from $ASTB \!\!\downarrow$	tastrd	V _{DD} = 2.7 to 6.0 V	0.4tcy - 30		ns
			0.37tcy - 50		ns
WR↓ delay time from ASTB↓	tastwr	V _{DD} = 2.7 to 6.0 V	1.4tcy - 30		ns
			1.37tcy - 50		ns
ASTB \uparrow delay time from $\overline{RD}\uparrow$ in external fetch	trdast		tcy - 10	tcy + 20	ns
Address hold time from RD↑ in external fetch	trdadh		tcy - 50	tcy + 50	ns
Write data output time from RD↑	trowd	V _{DD} = 2.7 to 6.0 V	0.4tcy - 20		ns
			0.37tcy - 40		ns
Write data output time from $\overline{WR} \!\downarrow$	twrwd	V _{DD} = 2.7 to 6.0 V	0	60	ns
			0	120	ns
Address hold time from WR↑	twradh	V _{DD} = 2.7 to 6.0 V	tcy	tcy + 60	ns
			tcy	tcy + 120	ns
RD↑ delay time from WAIT↑	twrd	V _{DD} = 2.7 to 6.0 V	0.6tcy + 180	2.6tcy + 180	ns
			0.63tcy + 350	2.63tcy + 350	ns
WR↑ delay time from WAIT↑	twrwr	V _{DD} = 2.7 to 6.0 V	0.6tcy + 120	2.6tcy + 120	ns
			0.63tcy + 240	2.63tcy + 240	ns

Remarks 1. MCS: Bit 0 of the oscillation mode selection register (OSMS)

- 2. PCC2 to PCC0: Bit 2 to bit 0 of the processor clock control register (PCC)
- **3.** tcy = Tcy/4
- 4. n indicates the number of waits.



(3) Serial interface ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 2.0 \text{ to } 6.0 \text{ V}$)

(a) Serial interface channel 0

(i) 3-wire serial I/O mode (SCK0 ... Internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkcY1	$4.5 \text{ V} \leq \text{V}_{DD} \leq 6.0 \text{ V}$	800			ns
		2.7 V ≤ V _{DD} < 4.5 V	1600			ns
			3200			ns
SCK0 high-/low-level width	t кн1,	V _{DD} = 4.5 to 6.0 V	tксү1/2 — 50			ns
	t _{KL1}		tkcy1/2 - 100			ns
SI0 setup time (to SCK0↑)	tsik1	4.5 V ≤ V _{DD} ≤ 6.0 V	100			ns
		2.7 V ≤ V _{DD} < 4.5 V	150			ns
			300			ns
SI0 hold time (from SCK0↑)	t _{KSI1}		400			ns
SO0 output delay time from SCK0↓	tkso1	C = 100pF ^{Note}			300	ns

Note C is the load capacitance of the SO0 output line.

(ii) 3-wire serial I/O mode (SCK0 ... External clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkcy2	4.5 V ≤ V _{DD} ≤ 6.0 V	800			ns
		2.7 V ≤ V _{DD} < 4.5 V	1600			ns
			3200			ns
SCK0 high-/low-level width	tĸH2,	4.5 V ≤ V _{DD} ≤ 6.0 V	400			ns
	t _{KL2}	2.7 V ≤ V _{DD} < 4.5 V	800			ns
			1600			ns
SI0 setup time (to SCK0↑)	tsık2		100			ns
SI0 hold time (from SCK0↑)	tks12		400			ns
SO0 output delay time from SCK0↓	tks02	C = 100 pFNote			300	ns
SCK0 rise, fall time	t _{R2} ,	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

Note C is the load capacitance of the SO0 output line.



(iii) SBI mode (SCK0 ... Internal clock output)

Parameter	Symbol	Cond	litions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tксүз	V _{DD} = 4.5 to 6.0 V		800			ns
				3200			ns
SCK0 high-/low-level width	t кнз,	V _{DD} = 4.5 to 6.0 V	V _{DD} = 4.5 to 6.0 V				ns
	tкLз			tксүз/2 – 150			ns
SB0, SB1 setup time (to SCK0↑)	tsıкз	V _{DD} = 4.5 to 6.0 V	100			ns	
				300			ns
SB0, SB1 hold time (from SCK0↑)	t _{KSI3}			tксүз/2			ns
SB0, SB1 output delay time from	tks03	$R = 1 k\Omega$,	V _{DD} = 4.5 to 6.0 V	0		250	ns
SCK0↓		C = 100 pF ^{Note}		0		1000	ns
SB0, SB1↓ from SCK0↑	tкsв			tксүз			ns
SCK0↓ from SB0, SB1↓	tsвк			tксүз			ns
SB0, SB1 high-level width	tsвн			tксүз			ns
SB0, SB1 low-level width	tsbl			tксүз			ns

Note R and C are the load resistance and load capacitance of the $\overline{SCK0}$, SB0 and SB1 output lines.

(iv) SBI mode (SCK0 ... External clock input)

Parameter	Symbol	Cond	ditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tKCY4	V _{DD} = 4.5 to 6.0 V		800			ns
				3200			ns
SCK0 high-/low-level width	t кн4,	V _{DD} = 4.5 to 6.0 V		400			ns
	t _{KL4}			1600			ns
SB0, SB1 setup time (to SCK0↑)	tsik4	V _{DD} = 4.5 to 6.0 V		100			ns
				300			ns
SB0, SB1 hold time (from SCK0↑)	tks14			tkcy4/2			ns
SB0, SB1 output delay time from	tkso4	$R = 1 k\Omega$,	V _{DD} = 4.5 to 6.0 V	0		300	ns
SCK0↓		C = 100 pF ^{Note}		0		1000	ns
SB0, SB1↓ from SCK0↑	tкsв			t KCY4			ns
SCK0↓ from SB0, SB1↓	tsвк			t KCY4			ns
SB0, SB1 high-level width	tsвн			t KCY4			ns
SB0, SB1 low-level width	tsbl			tkCY4			ns
SCK0 rise, fall time	tr4, tr4	When using external device expansion function				160	ns
		When not using exdevice expansion				1000	ns

Note R and C are the load resistance and load capacitance of the SB0 and SB1 output lines.



(v) 2-wire serial I/O mode (SCK0 ... Internal clock output)

Parameter	Symbol	Cond	litions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkcy5	$R = 1 k\Omega$,	V _{DD} = 2.7 to 6.0 V	1600			ns
		C = 100 pF ^{Note}		3200			ns
SCK0 high-level width	t кн5		$V_{DD} = 2.7 \text{ to } 6.0 \text{ V}$	tксү5/2 – 160			ns
				tксү₅/2 – 190			ns
SCK0 low-level width	t _{KL5}		V _{DD} = 4.5 to 6.0 V	tксу5/2 - 50			ns
				tксү5/2 – 100			ns
SB0, SB1 setup time (to SCK0↑)	tsik5		$4.5~\text{V} \leq \text{V}_{\text{DD}} \leq 6.0~\text{V}$	300			ns
			$2.7 \text{ V} \le \text{V}_{DD} < 4.5 \text{ V}$	350			ns
				400			ns
SB0, SB1 hold time (from SCK0↑)	t _{KSI5}			600			ns
SB0, SB1 output delay time from SCK0↓	tkso5			0		300	ns

Note R and C are the load resistance and load capacitance of the SCKO, SBO and SB1 output lines.

(vi) 2-wire serial I/O mode (SCK0 ... External clock input)

Parameter	Symbol	Cond	litions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkcy6	V _{DD} = 2.7 to 6.0 V		1600			ns
				3200			ns
SCK0 high-level width	t кн6	V _{DD} = 2.7 to 6.0 V		650			ns
				1300			ns
SCK0 low-level width	t _{KL6}	V _{DD} = 2.7 to 6.0 V	800			ns	
			1600			ns	
SB0, SB1 setup time (to SCK0↑)	tsik6			100			ns
SB0, SB1 hold time (from SCK0↑)	tksi6			tkcy6/2			ns
SB0, SB1 output delay time	tkso6	$R = 1 k\Omega$,	V _{DD} = 4.5 to 6.0 V	0		300	ns
from SCK0↓		C = 100 pF ^{Note}		0		500	ns
SCK0 rise, fall time	t _{R6} ,	When using external device expansion function				160	ns
		When not using ex				1000	ns

Note R and C are the load resistance and load capacitance of the SB0 and SB1 output lines.

46



(b) Serial interface channel 1

(i) 3-wire serial I/O mode (SCK1 ... Internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	tkcy7	4.5 V ≤ V _{DD} ≤ 6.0 V	800			ns
		2.7 V ≤ V _{DD} < 4.5 V	1600			ns
			3200			ns
SCK1 high-/low-level width	t кн7,	V _{DD} = 4.5 to 6.0 V	tксүт/2 - 50			ns
	t _{KL7}		tксүт/2 – 100			ns
SI1 setup time (to SCK1↑)	tsık7	4.5 V ≤ V _{DD} ≤ 6.0 V	100			ns
		2.7 V ≤ V _{DD} < 4.5 V	150			ns
			300			ns
SI1 hold time (from SCK1↑)	tksi7		400			ns
SO1 output delay time from SCK1↓	t KS07	C = 100 pF ^{Note}			300	ns

Note C is the load capacitance of the SO1 output line.

(ii) 3-wire serial I/O mode (SCK1 ... External clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	tkcy8	$4.5 \text{ V} \leq \text{V}_{DD} \leq 6.0 \text{ V}$	800			ns
		2.7 V ≤ V _{DD} < 4.5 V	1600			ns
			3200			ns
SCK1 high-/low-level width	t кн8,	4.5 V ≤ V _{DD} ≤ 6.0 V	400			ns
	t KL8	2.7 V ≤ V _{DD} < 4.5 V	800			ns
			1600			ns
SI1 setup time (to SCK1↑)	tsik8		100			ns
SI1 hold time (from SCK1↑)	t _{KSI8}		400			ns
SO1 output delay time from $\overline{\text{SCK1}} \downarrow$	tkso8	C = 100 pF ^{Note}			300	ns
SCK1 rise, fall time	t _{R8} ,	When using external device			160	ns
	t _{F8}	expansion function				
		When not using external			1000	ns
		device expansion function				

Note C is the load capacitance of the SO1 output line.



(iii) Automatic transmit/receive function 3-wire serial I/O mode (SCK1 ... Internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	tkcy9	4.5 V ≤ V _{DD} ≤ 6.0 V	800			ns
		2.7 V ≤ V _{DD} < 4.5 V	1600			ns
			3200			ns
SCK1 high-/low-level width	t кн9,	V _{DD} = 4.5 to 6.0 V	tксу9/2 - 50			ns
	t KL9		tксү9/2 — 100			ns
SI1 setup time (to SCK1↑)	tsik9	4.5 V ≤ V _{DD} ≤ 6.0 V	100			ns
		2.7 V ≤ V _{DD} < 4.5 V	150			ns
			300			ns
SI1 hold time (from SCK1↑)	tksi9		400			ns
SO1 output delay time from SCK1↓	tks09	C = 100 pF ^{Note}			300	ns
STB↑ from SCK1↑	tsbd		tксү9/2 — 100		tксү9/2 + 100	ns
Strobe signal high-level width	tssw	V _{DD} = 2.7 to 6.0 V	tксү9 — 30		tксү9 + 30	ns
			tксү9 — 60		tксү9 + 60	ns
Busy signal setup time (to busy signal detection timing)	tBYS		100			ns
Busy signal hold time	t вүн	4.5 V ≤ V _{DD} ≤ 6.0 V	100			ns
(from busy signal detection timing)		2.7 V ≤ V _{DD} < 4.5 V	150			ns
			200			ns
SCK1↓ from busy inactive	tsps				2t ксү9	ns

Note C is the load capacitance of the SO1 output line.

(iv) Automatic transmit/receive function 3-wire serial I/O mode (SCK1 ... External clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	t KCY10	4.5 V ≤ V _{DD} ≤ 6.0 V	800			ns
		2.7 V ≤ V _{DD} < 4.5 V	1600			ns
			3200			ns
SCK1 high-/low-level width	t кн10,	4.5 V ≤ V _{DD} ≤ 6.0 V	400			ns
	t _{KL10}	2.7 V ≤ V _{DD} < 4.5 V	800			ns
			1600			ns
SI1 setup time (to SCK1↑)	tsik10		100			ns
SI1 hold time (from SCK1↑)	tksi10		400			ns
SO1 output delay time from SCK1↓	t KSO10	C = 100 pFNote			300	ns
SCK1 rise, fall time	t _{R10} ,	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

Note C is the load capacitance of the SO1 output line.



(c) Serial interface channel 2

(i) 3-wire serial I/O mode (SCK2 ... Internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK2 cycle time	t KCY11	4.5 V ≤ V _{DD} ≤ 6.0 V	800			ns
		2.7 V ≤ V _{DD} < 4.5 V	1600			ns
			3200			ns
SCK2 high-/low-level width	t кн11,	V _{DD} = 4.5 to 6.0 V	tксү11/2 - 50			ns
	t _{KL11}		tkcy11/2 - 100			ns
SI2 setup time (to SCK2↑)	tsik11	4.5 V ≤ V _{DD} ≤ 6.0 V	100			ns
		2.7 V ≤ V _{DD} < 4.5 V	150			ns
			300			ns
SI2 hold time (from SCK2↑)	tksi11		400			ns
SO2 output delay time from SCK2↓	t KSO11	C = 100 pFNote			300	ns

Note C is the load capacitance of the SO2 output line.

(ii) 3-wire serial I/O mode (SCK2 ... External clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK2 cycle time	tKCY12	4.5 V ≤ V _{DD} ≤ 6.0 V	800			ns
		2.7 V ≤ V _{DD} < 4.5 V	1600			ns
			3200			ns
SCK2 high-/low-level width	t KH12,	4.5 V ≤ V _{DD} ≤ 6.0 V	400			ns
	t KL12	2.7 V ≤ V _{DD} < 4.5 V	800			ns
			1600			ns
SI2 setup time (to SCK2↑)	tsik12		100			ns
SI2 hold time (from SCK2↑)	t KS112		400			ns
SO2 output delay time from SCK2↓	t KSO12	C = 100 pF ^{Note}			300	ns
SCK2 rise, fall time	t _{R12} ,	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

Note C is the load capacitance of the SO2 output line.



(iii) UART mode (Dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		$4.5 \text{ V} \leq \text{V}_{DD} \leq 6.0 \text{ V}$			78125	bps
		2.7 V ≤ V _{DD} < 4.5 V			39063	bps
					19531	bps


(iv) UART mode (External clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
ASCK cycle time	t KCY13	$4.5 \text{ V} \leq \text{V}_{DD} \leq 6.0 \text{ V}$	800			ns
		2.7 V ≤ VDD < 4.5 V	1600			ns
			3200			ns
ASCK high-/low-level width	t кн13,	4.5 V ≤ V _{DD} ≤ 6.0 V	400			ns
	t KL13	2.7 V ≤ VDD < 4.5 V	800			ns
			1600			ns
Transfer rate		4.5 V ≤ V _{DD} ≤ 6.0 V			39063	bps
		2.7 V ≤ VDD < 4.5 V			19531	bps
					9766	bps
ASCK rise, fall time	t _{R13} ,	V _{DD} = 4.5 to 6.0 V, when not using external device expansion function			1000	ns
					160	ns


50




AC Timing Test Points (Excluding X1, XT1 inputs)




Clock Timing






TI Timing






Read/Write Operations

External fetch (no wait):




External fetch (wait insertion):






External data access (no wait):




External data access (wait insertion):






Serial Transfer Timing

3-wire serial I/O mode:




Remark m = 1, 2, 7, 8, 11, 12n = 2, 8, 12

SBI mode (bus release signal transfer):







SBI mode (command signal transfer):



2-wire serial I/O mode:




Automatic transmit/receive function 3-wire serial I/O mode:






Automatic transmit/receive function 3-wire serial I/O mode (busy processing):



Note The signal is not actually driven low here; It is shown as such to indicate the timing.

UART mode (external clock input):





A/D Converter Characteristics ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $AV_{DD} = V_{DD} = 2.7 \text{ to } 6.0 \text{ V}$, $AV_{SS} = V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution				8	8	8	bit
Overall error ^{Note}		2.7 V ≤ AV _{REF0} ≤ AV _{DD}	μPD78P054			1.0	%
			μPD78P058			1.4	%
Conversion time	tconv			19.1		200	μs
Sampling time	tsamp			12/fxx			μs
Analog input voltage	VIAN			AVss		AV _{REF0}	V
Reference voltage	AV _{REF0}			2.7		AV _{DD}	V
Resistance between AVREFO and AVSS	RAIREF0			4			kΩ

Note Excludes quantization error (±1/2LSB). Shown as a percentage of the full scale value.

Remark fxx: Main system clock frequency (fx or fx/2)

fx: Main system clock oscillation frequency

D/A Converter Characteristics ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 2.0 \text{ to } 6.0 \text{ V}$, $AV_{SS} = V_{SS} = 0 \text{ V}$)

Parameter	Symbol	C	onditions	MIN.	TYP.	MAX.	Unit
Resolution						8	bit
Overall error		$R = 2 M\Omega^{Note}$	1			1.2	%
		R = 4 MΩ ^{Note}	1			0.8	%
		$R = 10 \text{ M}\Omega^{\text{Note 1}}$				0.6	%
Settling time		C = 30 pFNote 1	4.5 V ≤ AVREF1 ≤ 6.0 V			10	μs
			2.7 V ≤ AVREF1 < 4.5 V			15	μs
			2.0 V ≤ AVREF1 < 2.7 V			20	μs
Output resistance	Roo	DACS0 = 55H			10		kΩ
	Ro1	DACS1 = 55H			10		kΩ
Analog reference voltage	AV _{REF1}			2.0		V _{DD}	V
AVREF1 current	Alref1	Note 2				1.5	mA

Notes 1. R and C are the load resistance and load capacitance of the D/A converter output pin.

2. Value for one D/A converter channel.

Remark DACS0, DACS1: D/A conversion value setting register 0, 1




Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (TA = -40 to +85°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.8		6.0	V
Data retention supply current	IDDDR	VDDDR = 1.8 V Subsystem clock unused (XT1 = VDD), feedback resistor disconnected		0.1	10	μΑ
Release signal set time	tsrel		0			μs
Oscillation stabilization wait time	twait	Release by RESET		2 ¹⁷ /fx		ms
		Release by interrupt request		Note		ms


Note Selection of 2^{12} /fxx, or 2^{14} /fxx through 2^{17} /fxx is possible using bits 0 to 2 (OSTS0 to OSTS2) of the oscillation stabilization time select register (OSTS).

Remark fxx: Main system clock frequency (fx or fx/2) fx: Main system clock oscillation frequency

Data Retention Timing (STOP mode release by RESET)




Data Retention Timing (Standby release signal: STOP mode release by interrupt request signal)






Interrupt Request Input Timing



RESET Input Timing





PROM Programming Characteristics

DC Characteristics

(1) PROM write mode (T_A = 25 \pm 5°C, V_{DD} = 6.5 \pm 0.25 V, V_{PP} = 12.5 \pm 0.3 V)

Parameter	Symbol	Symbol Note	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH	VIH		0.7V _{DD}		V _{DD}	V
Input voltage, low	VIL	VIL		0		0.3V _{DD}	V
Output voltage, high	Vон	Vон	Iон = −1 mA	V _{DD} - 1.0			V
Output voltage, low	Vol	Vol	IoL = 1.6 mA			0.4	V
Input leakage current	Iц	lu	$0 \le V_{IN} \le V_{DD}$	-10		+10	μΑ
VPP supply voltage	V _{PP}	V _{PP}		12.2	12.5	12.8	V
V _{DD} supply voltage	V _{DD}	Vcc		6.25	6.5	6.75	V
VPP supply current	IPP	IPP	PGM = VIL			50	mA
V _{DD} supply current	IDD	Icc				50	mA

(2) PROM read mode (TA = 25 \pm 5°C, VDD = 5.0 \pm 0.5 V, VPP = VDD \pm 0.6 V)

Parameter	Symbol	Symbol Note	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	ViH	Vih		0.7V _{DD}		V _{DD}	V
Input voltage, low	VIL	VIL		0		0.3V _{DD}	V
Output voltage, high	V _{OH1}	V _{OH1}	Iон = −1 mA	V _{DD} - 1.0			V
	V _{OH2}	V _{OH2}	I он = $-100 \mu A$	V _{DD} - 0.5			V
Output voltage, low	Vol	Vol	IoL = 1.6 mA			0.4	V
Input leakage current	ILI	lц	$0 \le V_{IN} \le V_{DD}$	-10		+10	μΑ
Output leakage current	ILO	ILO	$0 \le V_{OUT} \le V_{DD}, \overline{OE} = V_{IH}$	-10		+10	μΑ
VPP supply voltage	V _{PP}	V _{PP}		V _{DD} - 0.6	V_{DD}	V _{DD} + 0.6	V
V _{DD} supply voltage	V _{DD}	Vcc		4.5	5.0	5.5	V
VPP supply current	IPP	IPP	VPP = VDD			100	μΑ
V _{DD} supply current	IDD	ICCA1	$\overline{CE} = VIL, \ VIN = VIH$			50	mA

Note Corresponding symbols for the μ PD27C1001A.

60



AC Characteristics

(1) PROM write mode

(a) Page program mode (T_A = 25 \pm 5°C, V_{DD} = 6.5 \pm 0.25 V, V_{PP} = 12.5 \pm 0.3 V)

Parameter	Symbol	Symbol Note	Conditions	MIN.	TYP.	MAX.	Unit
Address setup time (to OE↓)	t AS	tas		2			μs
OE set time	toes	toes		2			μs
\overline{CE} setup time (to $\overline{OE} \downarrow$)	tces	tces		2			μs
Input data setup time (to OE↓)	tos	tos		2			μs
Address hold time (from OE↑)	t ah	t AH		2			μs
	t ahl	t ahl		2			μs
	t ahv	tahv		0			μs
Input data hold time (from OE↑)	tон	t DH		2			μs
Data output float delay time from OE↑	t DF	t DF		0		250	ns
V _{PP} setup time (to $\overline{\text{OE}}$ ↓)	tvps	tvps		1.0			ms
V _{DD} setup time (to $\overline{OE} \downarrow$)	tvds	tvcs		1.0			ms
Program pulse width	t PW	tpw		0.095	0.1	0.105	ms
Valid data delay time from $\overline{OE} \downarrow$	toe	toe				1	μs
OE pulse width during data latching	tLW	tьw		1			μs
PGM set time	t PGMS	t PGMS		2			μs
CE hold time	tсен	t CEH	·	2			μs
OE hold time	t oeh	t oeh		2			μs

(b) Byte program mode (TA = 25 $\pm 5^{\circ}$ C, VDD = 6.5 ± 0.25 V, VPP = 12.5 ± 0.3 V)

Parameter	Symbol	Symbol Note	Conditions	MIN.	TYP.	MAX.	Unit
Address setup time (to $\overline{PGM} \downarrow$)	t AS	t as		2			μs
OE set time	toes	toes		2			μs
CE setup time (to PGM↓)	tces	tces		2			μs
Input data setup time (to PGM↓)	tos	tos		2			μs
Address hold time (from OE↑)	t AH	t ah		2			μs
Input data hold time (from PGM↑)	tон	tон		2			μs
Data output float delay time from OE↑	t DF	t DF		0		250	ns
V _{PP} setup time (to $\overline{\text{PGM}}$ ↓)	tvps	tvps		1.0			ms
V _{DD} setup time (to \overline{PGM} ↓)	tvds	tvcs		1.0			ms
Program pulse width	t pw	tpw		0.095	0.1	0.105	ms
Valid data delay time from $\overline{OE} \downarrow$	t oe	toe				1	μs
OE hold time	tоен	_		2			μs

Note Corresponding symbols for the μ PD27C1001A.



(2) PROM read mode (TA = 25 \pm 5°C, VDD = 5.0 \pm 0.5 V, VPP = VDD \pm 0.6 V)

Parameter	Symbol	Symbol Note	Conditions	MIN.	TYP.	MAX.	Unit
Data output delay time from address	t ACC	tacc	CE = OE = VIL			800	ns
Data output delay time from $\overline{CE} \!\!\downarrow$	tce	tce	OE = VIL			800	ns
Data output delay time from OE↓	t oe	toe	CE = VIL			200	ns
Data output float delay time from OE↑	t DF	tor	CE = VIL	0		60	ns
Data hold time from address	tон	tон	CE = OE = VIL	0			ns

Note Corresponding symbols for the μ PD27C1001A.


(3) PROM programming mode setting ($T_A = 25^{\circ}C$, $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
PROM programming mode setup time	tsма		10			μs

62




PROM Write Mode Timing (Page program mode)






PROM Write Mode Timing (Byte program mode)



Cautions 1. VDD should be applied before VPP and removed after VPP.

- 2. VPP must not exceed +13.5 V including overshoot.
- 3. Reliability may be adversely affected if removal/reinsertion is performed while +12.5 V is being applied to VPP.

PROM Read Mode Timing




Notes 1. To read within the tacc range, make the delay time from the \overline{OE} input to the fall of \overline{CE} a maximum of tacc – toe.

2. tDF is the time from when either \overline{OE} or \overline{CE} first reaches VIH.



PROM Programming Mode Setting Timing






10. CHARACTERISTICS CURVES (FOR REFERENCE ONLY)


(1) Characteristics curves of μ PD78P054 (1/2)

IDD VS VDD (fx = 5.0 MHz, fxx = 2.5 MHz)




(1) Characteristics curves of μ PD78P054 (2/2)

IDD VS VDD (fx = fxx = 5.0 MHz)




(2) Characteristics curves of μ PD78P058 (1/2)

IDD VS VDD (fx = 5.0 MHz, fxx = 2.5 MHz)




(2) Characteristics curves of μ PD78P058 (2/2)

IDD VS VDD (fx = fxx = 5.0 MHz)




11. PACKAGE DRAWINGS

80 PIN PLASTIC QFP (14×14)



detail of lead end



NOTE


Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	17.20±0.20	0.677±0.008
В	14.00±0.20	0.551 + 0.009 - 0.008
С	14.00±0.20	$0.551^{+0.009}_{-0.008}$
D	17.20±0.20	0.677±0.008
F	0.825	0.032
G	0.825	0.032
Н	0.32±0.06	0.013+0.002
I	0.13	0.005
J	0.65 (T.P.)	0.026 (T.P.)
K	1.60±0.20	0.063±0.008
L	0.80±0.20	$0.031^{+0.009}_{-0.008}$
М	0.17 ^{+0.03} -0.07	0.007+0.001
N	0.10	0.004
Р	1.40±0.10	0.055±0.004
Q	0.125±0.075	0.005±0.003
R	3°+7° -3°	3°+7° -3°
S	1.70 MAX.	0.067 MAX.

P80GC-65-8BT

Remark The dimensions and materials of ES products are the same as those of mass-production products.

80 PIN PLASTIC TQFP (FINE PITCH) (12x12)



detail of lead end

NOTE

Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.


ITEM	MILLIMETERS
Α	14.00±0.20
В	12.00±0.20
С	12.00±0.20
D	14.00±0.20
F	1.25
G	1.25
Н	$0.22^{+0.05}_{-0.04}$
I	0.10
J	0.50 (T.P.)
K	1.00±0.20
L	0.50±0.20
М	$0.145^{+0.055}_{-0.045}$
N	0.10
Р	1.05±0.07
Q	0.10±0.05
R	5°±5°
S	1.27 MAX.
	DOOOK TO DEO

P80GK-50-BE9-6

Remark The dimensions and materials of ES products are the same as those of mass-production products.



80 PIN CERAMIC WQFN



NOTE

Each lead centerline is located within 0.06 mm (0.003 inch) of its true position (T.P.) at maximum material condition.

MILLIMETERS	INCHES
14.0±0.2	0.551±0.008
13.6	0.535
13.6	0.535
14.0±0.2	0.551±0.008
1.84	0.072
3.6 MAX.	0.142 MAX.
0.45±0.10	$0.018^{+0.004}_{-0.005}$
0.06	0.003
0.65 (T.P.)	0.024 (T.P.)
1.0±0.15	$0.039^{+0.007}_{-0.006}$
C 0.3	C 0.012
0.825	0.032
0.825	0.032
R 2.0	R 0.079
9.0	0.354
2.1	0.083
0.75±0.15	0.030 ^{+0.006} _{-0.007}
0.10	0.004
	14.0±0.2 13.6 13.6 14.0±0.2 1.84 3.6 MAX. 0.45±0.10 0.06 0.65 (T.P.) 1.0±0.15 C 0.3 0.825 0.825 R 2.0 9.0 2.1 0.75±0.15



12. RECOMMENDED SOLDERING CONDITIONS

These products should be soldered and mounted under the following recommended conditions.

For the details of the recommended soldering conditions, refer to the document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, please contact your NEC sales representative.

Table 12-1. Surface Mount Type Soldering Conditions (1/2)

(1) μ PD78P054GC-8BT : 80-pin plastic QFP (14 \times 14 mm, resin thickness: 1.4 mm) μ PD78P058GC-8BT : 80-pin plastic QFP (14 \times 14 mm, resin thickness: 1.4 mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: 2 times or less, Exposure limit: 7 days Note (after that, prebake at 125°C for 10 hours)	IR35-107-2
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (at 200°C or higher), Count: 2 times or less, Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 10 hours)	VP15-107-2
Wave soldering	Solder bath temperature: 260°C max., Time: 10 seconds max., Count: Once, Preheating temperature: 120°C max. (package surface temperature), Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 10 hours)	WS60-107-1
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)	_

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).



Table 12-1. Surface Mount Type Soldering Conditions (2/2)

(2) μ PD78P054GK-BE9 : 80-pin plastic TQFP (fine pitch) (12 \times 12 mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: 3 times or less, Exposure limit: 7 days Note (after that, prebake at 125°C for 10 hours)	IR35-107-3
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (at 200°C or higher), Count: 3 times or less, Exposure limit: 7 days Note (after that, prebake at 125°C for 10 hours)	VP15-107-3
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)	_

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).



★ APPENDIX A. DEVELOPMENT TOOLS

The following support tools are available for system development using the μ PD78P054 and 78P058. Refer to **(5) Cautions on Using Development Tools**.

(1) Language Processing Software

RA78K/0	Assembler package common to 78K/0 Series
CC78K/0	C compiler package common to 78K/0 Series
DF78054	μ PD78054 Subseries device file
CC78K/0-L	C compiler library source file common to 78K/0 Series

(2) PROM Writing Tools

PG-1500	PROM programmer
PA-78P054GC	Programmer adapter connected to a PG-1500
PA-78P054GK	
PA-78P054KK-T	
PG-1500 controller	PG-1500 control program

(3) Debugging Tools

• When using in-circuit emulator IE-78K0-NS

IE-78K0-NS	In-circuit emulator common to 78K/0 Series
IE-70000-MC-PS-B	Power supply unit for IE-78K0-NS
IE-78K0-NS-PA ^{Note}	Performance board to enhance and expand the function of IE-78K0-NS
IE-70000-98-IF-C	Interface adapter when using PC-9800 Series (except notebook type computer) as a host machine (C bus supported)
IE-70000-CD-IF-A	PC card and interface cable when using notebook type computer as the host machine (PCMCIA socket supported)
IE-70000-PC-IF-C	Interface adapter when using IBM PC/AT™ or compatible as the host machine
IE-70000-PCI-IF	Adapter necessary when using computer including PCI bus as the host machine
IE-780308-NS-EM1	Emulation board common to μ PD780308 Subseries
NP-80GC	Emulation probe for 80-pin plastic QFP (GC-8BT type)
NP-80GK	Emulation probe for 80-pin plastic TQFP (GK-BE9 type)
EV-9200GC-80	Conversion socket to connect target system board on which 80-pin plastic QFP (GC-8BT type) can be mounted and NP-80GC
TGK-080SDW	Conversion adapter to connect target system board on which 80-pin plastic TQFP (GK-BE9 type) can be mounted and NP-80GK
ID78K0-NS	Integrated debugger for IE-78K0-NS
SM78K0	System simulator common to 78K/0 Series
DF78054	Device file for μ PD78054 Subseries

Note Under development



• When using in-circuit emulator IE-78001-R-A

IE-78001-R-A	In-circuit emulator common to 78K/0 Series
IE-70000-98-IF-C	Interface adapter when using PC-9800 Series (except notebook type computer) as the host machine (C bus supported)
IE-70000-PC-IF-C	Interface adapter when using IBM PC/AT or compatible as the host machine (ISA bus supported)
IE-70000-PCI-IF	Adapter necessary when using computer including PCI bus as the host machine
IE-78000-R-SV3	Interface adapter and cable when using EWS as the host machine
IE-780308-NS-EM1 IE-780308-R-EM	Emulation board common to μ PD780308 Subseries
IE-78K0-R-EX1	Emulation probe conversion board necessary when using IE-780308-NS-EM1 on IE-78001-R-A
EP-78230GC-R	Emulation probe for 80-pin plastic QFP (GC-8BT type)
EP-78054GK-R	Emulation probe for 80-pin plastic TQFP (GK-BE9 type)
EV-9200GC-80	Conversion socket to connect target system board on which 80-pin plastic QFP (GC-8BT type) can be mounted and EP-78230GC-R
TGK-080SDW	Conversion adapter to connect target system board on which 80-pin plastic TQFP (GK-BE9 type) can be mounted and EP-78054GK-R
ID78K0	Integrated debugger for IE-78001-R-A
SM78K0	System simulator common to 78K/0 Series
DF78054	Device file for μPD78054 Subseries

(4) Real-Time OS

RX78K/0	Real-time OS for 78K/0 Series
MX78K0	OS for 78K/0 Series



(5) Cautions on Using Development Tools

- The ID78K0-NS, ID78K0, and SM78K0 are used in combination with the DF78054.
- The CC78K/0 and RX78K/0 are used in combination with the RA78K/0 and DF78054.
- The NP-80GC and NP-80GK are the products of Naito Densei Machida Mfg. Co., Ltd. (TEL +81-44-822-3813). Consult an NEC sales representative regarding purchase of these products.
- The TGK-080SDW is a product of TOKYO ELETECH CORPORATION.

Reference: Daimaru Kogyo Corporation Tokyo electronic (TEL +81-3-3820-7112)

Osaka electronic (TEL +81-6-6244-6672)


- For third party development tools, refer to 78K/0 Series Selection Guide (U11126E).
- The host machines and operating systems corresponding to each software are as follows.

Host Machine	PC	EWS
[OS]	PC-9800 Series [Windows™]	HP9000 Series 700™ [HP-UX™]
	IBM PC/AT compatibles	SPARCstation™ [SunOS™, Solaris™]
Software	[Japanese/English Windows]	NEWS™ (RISC) [NEWS-OS™]
RA78K/0	√Note	√
CC78K/0	√Note	√
PG-1500 controller	\sqrt{Note}	_
ID78K0-NS	√	_
ID78K0	√	√
SM78K0	V	_
RX78K/0	√Note	√ √
MX78K0	√Note	V

Note DOS-based software

CONVERSION SOCKET (EV-9200GC-80) DRAWING AND FOOTPRINT

Figure A-1. EV-9200GC-80 Drawing (For Reference Only)



EV-9200GC-80-G1E

ITEM	MILLIMETERS	INCHES
Α	18.0	0.709
В	14.4	0.567
С	14.4	0.567
D	18.0	0.709
Е	4-C 2.0	4-C 0.079
F	0.8	0.031
G	6.0	0.236
Н	16.0	0.63
I	18.7	0.736
J	6.0	0.236
K	16.0	0.63
L	18.7	0.736
М	8.2	0.323
N	8.0	0.315
0	2.5	0.098
Р	2.0	0.079
Q	0.35	0.014
R	φ2.3	φ0.091
S	φ1.5	φ0.059

Figure A-2. EV-9200GC-80 Footprint (For Reference Only)


EV-9200GC-80-P1E


ITEM	MILLIMETERS	INCHES
Α	19.7	0.776
В	15.0	0.591
С	$0.65\pm0.02\times19=12.35\pm0.05$	$0.026^{+0.001}_{-0.002} \times 0.748 = 0.486^{+0.003}_{-0.002}$
D	0.65±0.02 × 19=12.35±0.05	$0.026^{+0.001}_{-0.002} \times 0.748 = 0.486^{+0.003}_{-0.002}$
Е	15.0	0.591
F	19.7	0.776
G	6.0±0.05	$0.236^{+0.003}_{-0.002}$
Н	6.0±0.05	$0.236^{+0.003}_{-0.002}$
I	0.35±0.02	0.014 ^{+0.001}
J	φ2.36±0.03	ϕ 0.093 $^{+0.001}_{-0.002}$
K	φ2.3	φ0.091
L	φ1.57±0.03	φ0.062 ^{+0.001} _{-0.002}


Caution Dimensions of mount pad for EV-9200 and that for target device (QFP) may be different in some parts. For the recommended mount pad dimensions for QFP, refer to "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).

CONVERSION ADAPTER (TGK-080SDW) DRAWING

Figure A-3. TGK-080SDW Drawing (For Reference Only)







ITEM	MILLIMETERS	INCHES	ITEM	MILLIMETERS	S INCHES
Α	18.0	0.709	a	0.5x19=9.5±0.10	0.020x0.748=0.374±0.004
В	11.77	0.463	b	0.25	0.010
С	0.5x19=9.5	0.020x0.748=0.374	С	φ5.3	φ0.209
D	0.5	0.020	d	φ5.3	φ0.209
Е	0.5x19=9.5	0.020x0.748=0.374	е	φ1.3	φ0.051
F	11.77	0.463	f	ϕ 3.55	φ0.140
G	18.0	0.709	g	ϕ 0.3	φ0.012
Н	0.5	0.020	h	1.85±0.2	0.073±0.008
T	1.58	0.062	i	3.5	0.138
J	1.2	0.047	j	2.0	0.079
K	7.64	0.301	k	3.0	0.118
L	1.2	0.047		0.25	0.010
М	1.58	0.062	m	14.0	0.551
N	1.58	0.062	n	1.4±0.2	0.055±0.008
0	1.2	0.047	0	1.4±0.2	0.055±0.008
Р	7.64	0.301	р	h=1.8 \(\phi\)1.3	h=0.071 \(\phi\)0.051
Q	1.2	0.047	q	0~5°	0.000~0.197°
R	1.58	0.062	r	5.9	0.232
S	ϕ 3.55	φ0.140	s	0.8	0.031
Т	C 2.0	C 0.079	t	2.4	0.094
U	12.31	0.485	u	2.7	0.106
V	10.17	0.400	v	3.9	0.154
W	6.8	0.268			TGK-080SDW-G1E
X	8.24	0.324			
Υ	14.8	0.583			

0.055±0.008

note: Product by TOKYO ELETECH CORPORATION.



***** APPENDIX B. RELATED DOCUMENTS

Documents Related to Devices

Document Name	Document No. (English)	Document No. (Japanese)	
μPD78054, 78054Y Subseries User's Manual	U11747E	U11747J	
μPD78052, 78053, 78054, 78055, 78056, 78058 Da	U12327E	U12327J	
μPD78P054, 78P058 Data Sheet	This document	U10417J	
78K/0 Series User's Manual Instructions	U12326E	U12326J	
78K/0 Series Instruction Set	_	U10904J	
78K/0 Series Instruction Table	_	U10903J	
μPD78054 Subseries Special Function Register Tab	_	U10102J	
78K/0 Series Application Note	Basic (III)	U10182E	U10182J
	Floating Point Arithmetic Programs	IEA-1289	U13482J

Documents Related to Development Tools (User's Manuals)

Document Name		Document No. (English)	Document No. (Japanese)
RA78K0 Assembler Package	Operation	U11802E	U11802J
	Assembly Language	U11801E	U11801J
	Structured Assembly Language	U11789E	U11789J
RA78K Series Structured Assembler Preprocessor		EEU-1402	U12323J
CC78K0 C Compiler	Operation	U11517E	U11517J
	Language	U11518E	U11518J
CC78K0 C Compiler Application Note	Programming Know-how	U13034E	U13034J
PG-1500 PROM Programmer		U11940E	U11940J
PG-1500 Controller PC-9800 Series (MS-DOS™) based		EEU-1291	EEU-704
PG-1500 Controller IBM PC Series (PC DOS™) based		U10540E	EEU-5008
IE-78K0-NS		To be prepared	To be prepared
IE-78001-R-EM		To be prepared	To be prepared
IE-780308-NS-EM1		To be prepared	To be prepared
IE-780308-R-EM		U11362E	U11362J
EP-78230		EEU-1515	EEU-985
EP-78054GK-R		EEU-1468	EEU-932
SM78K0 System Simulator Windows based	Reference	U10181E	U10181J
SM78K Series System Simulator	External Part User Open	U10092E	U10092J
	Interface Specifications		
ID78K0-NS Integrated Debugger Windows based	Reference	U12900E	U12900J
ID78K0 Integrated Debugger EWS based	Reference		U11151J
ID78K0 Integrated Debugger PC based	Reference	U11539E	U11539J
ID78K0 Integrated Debugger Windows based	Guide	U11649E	U11649J

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.



Documents Related to Embedded Software (User's Manuals)

Document Name		Document No. (English)	Document No. (Japanese)
78K/0 Series Real-time OS	Basics	U11537E	U11537J
	Installation	U11536E	U11536J
78K/0 Series OS MX78K0	Basics	U12257E	U12257J

Other Related Documents

Document Name	Document No. (English)	Document No. (Japanese)
SEMICONDUCTORS SELECTION GUIDE Products & Packages (CD-ROM)	X13769X	
Semiconductor Device Mounting Technology Manual	C10535E	C10535J
Quality Grades on NEC Semiconductor Devices	C11531E	C11531J
NEC Semiconductor Device Reliability/Quality Control System	C10983E	C10983J
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892E	C11892J
Microcomputer Product Series Guide	_	U11416J

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

[MEMO]

NOTES FOR CMOS DEVICES -

1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- · Ordering information
- · Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- · Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)

Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130 800-729-9288

NEC Electronics (Germany) GmbH

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

NEC Electronics (UK) Ltd.

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Italiana s.r.l.

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

NEC Electronics (Germany) GmbH

Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

NEC Electronics (France) S.A.

Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

NEC Electronics (France) S.A.

Spain Office Madrid, Spain Tel: 91-504-2787 Fax: 91-504-2860

NEC Electronics (Germany) GmbH

Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388

NEC Electronics Hong Kong Ltd.

Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.

Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd.

United Square, Singapore 1130 Tel: 65-253-8311

Fax: 65-250-3583

NEC Electronics Taiwan Ltd.

Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951

NEC do Brasil S.A.

Electron Devices Division Rodovia Presidente Dutra, Km 214 07210-902-Guarulhos-SP Brasil

Tel: 55-11-6465-6810 Fax: 55-11-6465-6829

J99.1



FIP, IEBus, and QTOP are trademarks of NEC Corporation.

MS-DOS and Windows are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.

PC/AT and PC DOS are trademarks of International Business Machines Corporation.

HP9000 Series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

Solaris and SunOS are trademarks of Sun Microsystems, Inc.

NEWS and NEWS-OS are trademarks of Sony Corporation.

The export of these products from Japan is regulated by the Japanese government. The export of some or all of these products may be prohibited without governmental license. To export or re-export some or all of these products from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

License not needed: μPD78P054KK-T, 78P058KK-T

The customer must judge the need for license: μPD78P054GC-8BT, 78P054GK-BE9

 μ PD78P058GC-8BT

- The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software, and information in the design of the customer's equipment shall be done under the full responsibility of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:
 - "Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.
 - Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic

equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed

for life support)

Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support

systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.