

MOS INTEGRATED CIRCUIT μ PD78F0034

8-BIT SINGLE-CHIP MICROCONTROLLER

DESCRIPTION

The μ PD78F0034 is a product of the μ PD780034 Subseries in the 78K/0 Series and equivalent to the μ PD780034 with a flash memory in place of internal ROM.

The μ PD78F0034 incorporates a flash memory, which can be programmed and erased without being removed from the substrate.

Functions are described in detail in the following user's manuals. Be sure to read them before designing.

 μ PD780024, 780024Y, 780034, 780034Y Subseries User's Manual : U12022E 78K/0 Series User's Manual — Instruction : U12326E

FEATURES

- Pin-compatible with mask ROM versions (except VPP pin)
- · Flash memory: 32 Kbytes
- Internal high-speed RAM : 1024 bytes^{Note}
- Power supply voltage : VDD = 2.7 to 5.5 V

Note The flash memory and internal high-speed RAM capacities can be changed with the memory size switching register (IMS).

Remark For the differences between the flash memory versions and the mask ROM versions, refer to 1. DIFFERENCES BETWEEN μ PD78F0034 AND MASK ROM VERSIONS.

ORDERING INFORMATION

Part Number	Package	Internal ROM	
μPD78F0034CW	64-pin plastic shrink DIP (750 mils)	Flash memory	
μ PD78F0034GC-AB8	64-pin plastic QFP (14 $ imes$ 14 mm)	Flash memory	
μ PD78F0034GK-8A8	64-pin plastic LQFP (12 \times 12 mm)	Flash memory	

The information in this document is subject to change without notice.




★ 78K/0 SERIES DEVELOPMENT

The products in the 78K/0 series are listed below. The names enclosed in boxes are subseries names.



Y subseries products are compatible with I2C bus.



Note Under planning



The major functional differences among the subseries are shown below.

	Function	ROM		Tin	ner			10-bit		Serial Interface	I/O	V _{DD} MIN.	External
Subseries	Name	Capacity	8-bit	16-bit	Watch	WDT	A/D	A/D	D/A			Value	Expansion
Control	μ PD78075B	32 K-40 K	4 ch	1 ch	1 ch	1 ch	8 ch	-	2 ch	3 ch (UART: 1 ch)	88	1.8 V	√
	μPD78078	48 K-60 K											
	μPD78070A	_									61	2.7 V	-
	μPD780058	24 K-60 K	2 ch							3 ch (time-division UART: 1 ch)	68	1.8 V	
	μPD78058F	48 K-60 K								3 ch (UART: 1 ch)	69	2.7 V	
	μPD78054	16 K-60 K										2.0 V	
	μPD780034	8 K-32 K					_	8 ch	-	3 ch (UART: 1 ch,	51	1.8 V	
	μPD780024						8 ch	_		time-division 3-wire: 1 ch)			
	μPD78014H									2 ch	53		
	μPD78018F	8 K-60 K											
	μPD78014	8 K-32 K										2.7 V	
	μPD780001	8 K		_	_					1 ch	39		_
	μPD78002	8 K-16 K			1 ch		_				53		√
	μPD78083				_		8 ch			1 ch (UART: 1 ch)	33	1.8 V	_
Inverter	μ PD780988	32 K-60 K	3 ch	Note 1	-	1 ch	-	8 ch	-	3 ch (UART: 2 ch)	47	4.0 V	√
control	μ PD780964	8 K-32 K		Note 2						2 ch (UART: 2 ch)		2.7 V	
	μPD780924						8 ch	_					
FIP	μ PD780208	32 K-60 K	2 ch	1 ch	1 ch	1 ch	8 ch	_	-	2 ch	74	2.7 V	_
drive	μ PD780228	48 K-60 K	3 ch	_	_					1 ch	72	4.5 V	
	μ PD78044H	32 K-48 K	2 ch	1 ch	1 ch						68	2.7 V	
	μ PD78044F	16 K-40 K								2 ch			
LCD	μ PD780308	48 K-60 K	2 ch	1 ch	1 ch	1 ch	8 ch	_	-	3 ch (time-division UART: 1 ch)	57	2.0 V	_
drive	μ PD78064B	32 K								2 ch (UART: 1 ch)			
	μPD78064	16 K-32 K											
IEBus	μPD78098B	40 K-60 K	2 ch	1 ch	1 ch	1 ch	8 ch	-	2 ch	3 ch (UART: 1 ch)	69	2.7 V	√
supported	μPD78098	32 K-60 K											
Meter	μPD780973	24 K-32 K	3 ch	1 ch	1 ch	1 ch	5 ch	_	-	2 ch (UART: 1 ch)	56	4.5 V	_
control													

Notes 1. 16-bit timer: 2 channels

10-bit timer : 1 channel2. 10-bit timer : 1 channel



OVERVIEW OF FUNCTION


	Item		Function				
	Internal	Flash memory	32 Kbytes ^{Note}				
	memory	High-speed RAM	1024 bytes ^{Note}				
İ	Memory space		64 Kbytes				
ı	General-purpos	e registers	8 bits × 32 registers (8 bits × 8 registers × 4 banks)				
İ	Minimum instruc	tion execution time	On-chip minimum instruction execution time cycle modification function				
		When main system clock selected	$0.24~\mu s/0.48~\mu s/0.95~\mu s/1.91~\mu s/3.81~\mu s$ (at 8.38-MHz operation)				
		When subsystem clock selected	122 μs (at 32.768-kHz operation)				
	Instruction set		 • 16-bit operation • Multiply/divide (8 bits × 8 bits,16 bits ÷ 8 bits) • Bit manipulate (set, reset, test, Boolean operation) • BCD adjust, etc. 				
	I/O ports		Total : 51 • CMOS input : 8 • CMOS I/O : 39 • N-ch open drain I/O (5-V resistance) : 4				
	A/D converter		 10-bit resolution × 8 channels Operable over a wide power supply voltage range: AV_{DD} = 2.7 to 5.5 V 				
	Serial interface		• UART mode : 1 channel • 3-wire serial I/O mode : 2 channels				
	Timer		16-bit timer/event counter : 1 channel 8-bit timer/event counter : 2 channels Watch timer : 1 channel Watchdog timer : 1 channel				
ı	Timer output		3 (8-bit PWM output capable: 2)				
	Clock output		131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.10 MHz, 4.19 MHz, 8.38 MHz (at 8.38-MHz operation with main system clock) 32.768 kHz (at 32.768-kHz operation with subsystem clock)				
ı	Buzzer output		1.02 kHz, 2.05 kHz, 4.10 kHz, 8.19 kHz (at 8.38-MHz operation with main system clock)				
	Vectored interru source	pt Maskable	Internal : 13, External : 5				
		Non-maskable	Internal : 1				
	Software		1				
	Test input		Internal : 1, External : 1				
ı	Power supply voltage		V _{DD} = 2.7 to 5.5 V				
	Operating ambi	ent temperature	$T_A = -40 \text{ to } +85^{\circ}\text{C}$				
	Package		64-pin plastic shrink DIP (750 mils) 64-pin plastic QFP (14 × 14 mm) 64-pin plastic LQFP (12 × 12 mm)				

Note The capacities of the flash memory and the internal high-speed RAM can be changed with the memory size switching register (IMS).



PIN CONFIGURATION (TOP VIEW)

• 64-pin Plastic Shrink DIP (750 mils) μ PD78F0034CW




- ★ Cautions 1. Connect the VPP pin directly to Vss₀ or Vss₁ in normal operation mode.
 - 2. Connect the AVss pin to Vsso.

Remark When the μPD78F0034 is used in application fields that require reduction of the noise generated from inside the microcontroller, the implementation of noise reduction measures, such as supplying voltage to V_{DD0} and V_{DD1} individually and connecting V_{SS0} and V_{SS1} to different ground lines, is recommended.



- 64-pin Plastic QFP (14 \times 14 mm) μ PD78F0034GC-AB8
- 64-pin Plastic LQFP (12 \times 12 mm) μ PD78F0034GK-8A8



- **★** Cautions 1. Connect the V_{PP} pin directly to V_{SS0} or V_{SS1} in normal operation mode.
 - 2. Connect the AVss pin to Vsso.

Remark When the μPD78F0034 is used in application fields that require reduction of the noise generated from inside the microcontroller, the implementation of noise reduction measures, such as supplying voltage to V_{DD0} and V_{DD1} individually and connecting V_{SS0} and V_{SS1} to different ground lines, is recommended.

: Crystal (Subsystem Clock)



P64 to P67


: Port 6

A8 to A15	: Address Bus	P70 to P75	: Port 7
AD0 to AD7	: Address/Data Bus	PCL	: Programmable Clock
ADTRG	: AD Trigger Input	RD	: Read Strobe
ANI0 to ANI7	: Analog Input	RESET	: Reset
ASCK0	: Asynchronous Serial Clock	RxD0	: Receive Data
ASTB	: Address Strobe	SCK30, SCK31	: Serial Clock
AVDD	: Analog Power Supply	SI30, SI31	: Serial Input
AVREF	: Analog Reference Voltage	SO30, SO31	: Serial Output
AVss	: Analog Ground	TI00, TI01, TI50, TI5	1 : Timer Input
BUZ	: Buzzer Clock	TO0, TO50, TO51	: Timer Output
INTP0 to INTP3	: Interrupt from Peripherals	TxD0	: Transmit Data
P00 to P03	: Port 0	VDD0, VDD1	: Power Supply
P10 to P17	: Port 1	VPP	: Programming Power Supply
P20 to P25	: Port 2	Vsso, Vss1	: Ground
P30 to P36	: Port 3	WAIT	: Wait
P40 to P47	: Port 4	\overline{WR}	: Write Strobe
P50 to P57	: Port 5	X1, X2	: Crystal (Main System Clock)

XT1, XT2



BLOCK DIAGRAM





CONTENTS

	1.	DIFFERENCES BETWEEN μ PD78F0034 AND MASK ROM VERSIONS	10
	2.	PIN FUNCTIONS	11
		2.1 Port Pins	11
		2.2 Non-Port Pins	12
		2.3 Pin I/O Circuits and Recommended Connection of Unused Pins	14
	3.	MEMORY SIZE SWITCHING REGISTER (IMS)	16
	4.	FLASH MEMORY PROGRAMMING	17
		4.1 Selection of Transmission Method	
		4.2 Function of Flash Memory Programming	18
		4.3 Connection of Flashpro II	18
t	5.	ELECTRICAL SPECIFICATIONS	20
	6.	PACKAGE DRAWINGS	38
	AF	PENDIX A. DEVELOPMENT TOOLS	41
	٨٥	DENDLY B. DELATED DOCUMENTS	47



1. DIFFERENCES BETWEEN μ PD78F0034 AND MASK ROM VERSIONS

The μ PD78F0034 is a product provided with a flash memory which enables on-board writing, erasing, and rewriting of programs with device mounted on target system.

The functions of the μ PD78F0034 (except the functions specified for flash memory) can be made the same as those of the mask ROM versions by setting the memory size switching register (IMS).

Table 1-1 shows the differences between the flash memory version (μ PD78F0034) and the mask ROM versions (μ PD780031, 780032, 780033, and 780034).

Table 1-1. Differences between μ PD78F0034 and Mask ROM Versions

Item	μPD78F0034	Mask ROM Versions	
Internal ROM structure	Flash memory	Mask ROM	
Internal ROM capacity	32 Kbytes	μPD780031 : 8 Kbytes μPD780032 : 16 Kbytes μPD780033 : 24 Kbytes μPD780034 : 32 Kbytes	
Internal high-speed RAM capacity	1024 bytes	μPD780031 : 512 bytes μPD780032 : 512 bytes μPD780033 : 1024 bytes μPD780034 : 1024 bytes	
Internal ROM and internal high-speed RAM capacity changeable/not changeable with memory size switching register (IMS)	Changeable ^{Note}	Not changeable	
IC pin	Not provided	Provided	
V _{PP} pin	Provided	Not provided	
Power supply voltage	V _{DD} = 2.7 to 5.5 V	V _{DD} = 1.8 to 5.5 V	
Electrical specifications, recommended soldering conditions	Refer to the data sheet of individual products.		

Note Flash memory is set to 32 Kbytes and internal high-speed RAM is set to 1024 bytes by RESET input.

* Caution The flash memory version and mask ROM version differ in noise tolerance and noise emission. When replacing a flash memory version with a mask ROM version when switching from experimental production to mass production, make a thorough evaluation with a CS version (not ES version) of the mask ROM version.



2. PIN FUNCTIONS

2.1 Port Pins (1/2)

Pin Name	I/O		Function	After Reset	Alternate Function
P00	I/O	Port 0		Input	INTP0
P01	1	4-bit input/output port.			INTP1
P02		Input/output can be specified b	nt-wise. n on-chip pull-up resistor can be used by		INTP2
P03		software.	c cp pa ap ca zc acca z,		INTP3/ADTRG
P10 to P17	Input	Port 1 8-bit input only port.		Input	ANI0 to ANI7
P20	I/O	Port 2		Input	SI30
P21		6-bit input/output port.	it wise		SO30
P22		Input/output can be specified b When used as an input port, a	n on-chip pull-up resistor can be used by		SCK30
P23		software.			RxD0
P24					TxD0
P25					ASCK0
P30	I/O	Port 3	N-ch open drain input/output port.	Input	_
P31		7-bit input/output port.	LED can be driven directly.		
P32		Input/output can be specified bit-wise.			
P33					
P34			When used as an input port, an on-chip pull-		SI31
P35			up resistor can be used by software.		SO31
P36					SCK31
P40 to P47	I/O	software.	nit-wise. n on-chip pull-up resistor can be used by 1 by the falling edge detection.	Input	AD0 to AD7
P50 to P57	I/O	Port 5 8-bit input/output port. LED can be driven directly. Input/output can be specified b When used as an input port, an software.	nit-wise. n on-chip pull-up resistor can be used by	Input	A8 to A15
P64	I/O	Port 6		Input	RD
P65		4-bit input/output port. Input/output can be specified b	nit-wise		WR
P66			n on-chip pull-up resistor can be used by		WAIT
P67]	software.	, , ,		ASTB



2.1 Port Pins (2/2)

Pin Name	I/O	Function	After Reset	Alternate Function
P70	I/O	Port 7	Input	TI00/TO0
P71		6-bit input/output port. Input/output can be specified bit-wise.		TI01
P72		When used as an input port, an on-chip pull-up resistor can be used by		TI50/TO50
P73		software.		TI51/TO51
P74				PCL
P75				BUZ

2.2 Non-Port Pins (1/2)

Pin Name	I/O	Function	After Reset	Alternate Function
INTXP0	Input	External interrupt request input by which the effective edge (rising edge,	Input	P00
INTP1		falling edge, or both rising edge and falling edge) can be specified.		P01
INTP2				P02
INTP3				P03/ADTRG
SI30	Input	Serial interface serial data input.	Input	P20
SI31				P34
SO30	Output	Serial interface serial data output.	Input	P21
SO31				P35
SCK30	I/O	Serial interface serial clock input/output.	Input	P22
SCK31				P36
RxD0	Input	Serial data input for asynchronous serial interface.	Input	P23
TxD0	Output	Serial data output for asynchronous serial interface.	Input	P24
ASCK0	Input	Serial clock input for asynchronous serial interface.	Input	P25
T100	Input	External count clock input to 16-bit timer (TM0). Capture trigger signal input to TM0 capture register (CR01).	Input	P70/TO0
TI01	1	Capture trigger signal input to TM0 capture register (CR00).		P71
TI50	1	External count clock input to 8-bit timer (TM50).		P72/TO50
TI51	1	External count clock input to 8-bit timer (TM51).		P73/TO51
TO0	Output	16-bit timer (TM0) output.	Input	P70/TI00
TO50	1 [8-bit timer (TM50) output (shared with 8-bit PWM output).	Input	P72/TI50
TO51		8-bit timer (TM51) output (shared with 8-bit PWM output).		P73/TI51
PCL	Output	Clock output (for trimming of main system clock and subsystem clock).	Input	P74
BUZ	Output	Buzzer output.	Input	P75
AD0 to AD7	I/O	Lower address/data bus for extending memory externally.	Input	P40 to P47
A8 to A15	Output	Higher address bus for extending memory externally.	Input	P50 to P57
RD	Output	Strobe signal output for read operation of external memory.	Input	P64
WR] [Strobe signal output for write operation of external memory.		P65
WAIT	Input	Inserting wait for accessing external memory.	Input	P66
ASTB	Output	Strobe output which externally latches address information output to port 4 and port 5 to access external memory.	Input	P67



2.2 Non-Port Pins (2/2)

Pin Name	I/O	Function	After Reset	Alternate Function
ANI0 to ANI7	Input	A/D converter analog input.	Input	P10 to P17
ADTRG	Input	A/D converter trigger signal input.	Input	P03/INTP3
AVREF	Input	A/D converter reference voltage input.	_	_
AVDD	_	A/D converter analog power supply. Set the voltage equal to V _{DD0} or V _{DD1} .	_	_
AVss	_	A/D converter ground potential. Set the voltage equal to Vsso or Vss1.	_	_
RESET	Input	System reset input.	_	_
X1	Input	Connecting crystal resonator for main system clock oscillation.	_	_
X2	-		_	_
XT1	Input	Connecting crystal resonator for subsystem clock oscillation.	_	_
XT2			_	_
V _{DD0}	-	Positive power supply voltage for ports.	_	_
Vsso	-	Ground potential of ports.	_	_
V _{DD1}		Positive power supply (except ports).	_	_
Vss1		Ground potential (except ports).	_	
V _{PP}	_	Applying high-voltage for program write/verify. Connect directly to Vsso or Vss1 in normal operation mode.	_	_

*



★ 2.3 Pin I/O Circuits and Recommended Connection of Unused Pins


Table 2-1 shows the types of pin I/O circuits and recommended connection of unused pins. Refer to Figure 2-1 about the configuration of each type of I/O circuit.

Table 2-1. Pin I/O Circuit Type

Pin Name	Input/output circuit type	Input/output	Recommended connection of unused pins
P00/INTP0	8-C	Input	Independently connect to Vsso via a resistor.
P01/INTP1			
P02/INTP2			
P03/INTP3			
P10/ANI0 to P17/ANI7	25	Input	Independently connect to VDD0 or VSS0 via a resistor.
P20/SI30	8-C	Input/output	
P21/SO30	5-H		
P22/SCK30	8-C		
P23/RxD0			
P24/TxD0	5-H		
P25/ASCK0	8-C		
P30, P31	13-P	Input/output	Independently connect to VDD0 via a resistor.
P32, P33	13-R		
P34	8-C		Independently connect to VDD0 or VSS0 via a resistor.
P35	5-H	-	
P36	8-C		
P40/AD0 to P47/AD7	5-H	Input/output	Independently connect to VDD0 via a resistor.
P50/A8 to P57/A15	5-H	Input/output	Independently connect to VDD0 or VSS0 via a resistor.
P64/RD		Input/output	
P65/WR			
P66/WAIT			
P67/ASTB			
P70/TI00/TO0	8-C		
P71/TI01			
P72/TI50/TO50			
P73/TI51/TO51			
P74/PCL	5-H		
P75/BUZ			
RESET	2	Input	_
XT1	16		Connect to VDD0.
XT2		_	Leave open.
AVDD	_		Connect to VDD0.
AVREF			Connect to Vsso.
AVss			
V _{PP}			Connect directly to Vsso or Vss1.



Figure 2-1 Pin Input/Output Circuit





3. MEMORY SIZE SWITCHING REGISTER (IMS)

This register sets a part of internal memory not used by software. The memory mapping can be made the same as that of mask ROM versions with different types of internal memory (ROM and RAM).

The IMS is set with an 8-bit memory manipulation instruction.

RESET input sets the IMS to C8H.

Figure 3-1. Format of Memory Size Switching Register




Table 3-1 shows the IMS set value to make the memory mapping the same as those of mask ROM versions.

Table 3-1. Set Value of Memory Size Switching Register

Target Mask ROM Versions	IMS Set Value
μPD780031	42H
μPD780032	44H
μPD780033	C6H
μPD780034	C8H



4. FLASH MEMORY PROGRAMMING

Writing to a flash memory can be performed without removing the memory from the target system (on board). Writing is performed connecting the dedicated flash programmer (Flashpro II) to the host machine and the target system.

Also, it can be performed on an adapter for flash memory writing connected to the Flashpro II.

Remark Flashpro II is a product of Naitou Densei Machidaseisakusho Co., Ltd.

4.1 Selection of Transmission Method

Writing to a flash memory is performed using the Flashpro II with a serial transmission mode. One of the transmission method in Table 4-1 is selected. The selection of the transmission method is made by using the format shown in Figure 4-1. Each transmission method is selected by the number of VPP pulses shown in Table 4-1.

Transmission Method	Channels	Pin	V _{PP} Pulses
3-wire serial I/O	2	SI30/P20 SO30/P21 SCK30/P22	0
		SI31/P34 SO31/P35 SCK31/P36	1
UART	1	RxD0/P23 TxD0/P24 ASCK0/P25	8
Pseudo 3-wire serial I/O	1	P72/TI50/TO50 (serial clock input) P71/TI01 (serial data output) P70/TI00/TO0 (serial data input)	12

Table 4-1. List of Transmission Method

Caution Be sure to select a communication system using the number of VPP pulses shown in Table 4-1.




Figure 4-1. Format of Transmission Method Selection



4.2 Function of Flash Memory Programming

Operations such as writing to a flash memory are performed by various command/data transmission and reception operations according to the selected transmission method. Table 4-2 shows major functions of flash memory programming.


Table 4-2. Major Functions of Flash Memory Programming

Functions	Descriptions
Reset	Used to stop write operation and detect transmission cycle.
Batch verify	Compares the entire memory contents with the input data.
Batch delete	Deletes the entire memory contents.
Batch blank check	Checks the deletion status of the entire memory.
High-speed write	Performs write to the flash memory based on the write start address and the number of data to be written (number of bytes).
Continuous write	Performs continuous write based on the information input with high-speed write operation.
Status	Used to confirm the current operating mode and operation end.
Oscillation frequency setting	Sets the frequency of the resonator.
Delete time setting	Sets the memory delete time.
Silicon signature read	Outputs the device name and memory capacity, and device block information.

4.3 Connection of Flashpro II

The connection of the Flashpro II and the μ PD78F0034 differs according to the transmission method (3-wire serial I/O, UART, and pseudo 3-wire serial I/O). The connection for each transmission method is shown in Figures 4-2, 4-3, and 4-4, respectively.

Figure 4-2. Connection of Flashpro II for 3-wire Serial I/O System



n = 0, 1



Figure 4-3. Connection of the Flashpro II for UART System





Figure 4-4. Connection of Flashpro II Using Pseudo 3-Wire Serial I/O Method





★ 5. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T_A = 25°C)

Parameter	Symbol		Test Conditions		Rating	Unit
Supply voltage	V _{DD}				-0.3 to + 6.5	V
	V _{PP}				-0.3 to 11.0	V
	AVDD				-0.3 to V _{DD} + 0.3	V
	AVREF				-0.3 to V _{DD} + 0.3	V
	AVss				-0.3 to + 0.3	V
Input voltage	VII	· ·	0 to P17,P20 to P25, P34 to 4 to P67, P70 to P75, X1, X2		-0.3 to V _{DD} + 0.3	V
	Vı2	P30 to P33	N-ch Open-drain		-0.3 to V _{DD} + 0.3	V
Output voltage	Vo				-0.3 to V _{DD} + 0.3	V
Analog input voltage	Van	P10 to P17	Analog input pin		AVss -0.3 to AVREF + 0.3 and -0.3 to VDD + 0.3	V
High-level output	Іон	Per pin		-10	mA	
current		Total for P00 to F	P03, P40 to P47, P50 to P57, P64	to P67, P70 to P75	-15	mA
		Total for P20	to P25, P30 to P36		-15	mA
Low-level output	I _{OL} Note	Per pin for P00	Per pin for P00 to P03, P20 to P25, P34 to P36, P40 to P47, P64 to P67, P70 to P75		20	mA
current	<u> </u>	P36, P40 to P4			10	mA
		Per pin for P30 to P33, P50 to P57		Peak value	30	mA
				Effective value	15	mA
		Total for P00	to P03, P40 to P47,	Peak value	50	mA
		P64 to P67, I	P70 to P75	Effective value	20	mA
		Total for P20	to P25	Peak value	20	mA
				Effective value	10	mA
		Total for P30	to P36	Peak value	100	mA
				Effective value	70	mA
		Total for P50	to P57	Peak value	100	mA
				Effective value	70	mA
Operating ambient tempature	ТА			Peak value	-40 to +85	°C
Storage temperature	T _{stg}			Effective value	-65 to +150	°C

Note The effective value should be calculated as follows: [Effective value] = [Peak value] $\times \sqrt{\text{duty}}$

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.



Capacitance (TA = 25°C, VDD = Vss = 0 V)

Parameter	Symbol	Test Conditions			TYP.	MAX.	Unit
Input capacitance	Cin	f = 1 MHz Measured pins returned t	f = 1 MHz Measured pins returned to 0 V.			15	pF
I/O capacitance	Сю	f = 1 MHz Measured pins returned to 0 V.	P00 to P03, P20 to P25, P34 to P36, P40 to P47, P50 to P57, P64 to P67, P70 to P75,			15	pF
			P30 to P33			20	pF

Remark The characteristics of alternate-function pins and port pins are the same unless specified otherwise.

Main System Clock Oscillation Circuit Characteristics (T_A = -40 to 85°C, V_{DD} = 2.7 to 5.5 V)

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Ceramic	V _{PP} X2 X1	Oscillation	V _{DD} = 4.5 to 5.5 V	1.0		8.38	MHz
resonator		frequency (fx) ^{Note 1}		1.0		5.0	
	C2+ C1+ 	Oscillation stabilization time ^{Note 2}	After V _{DD} reaches oscillator voltage range MIN.			4	ms
Crystal	VPP X2 X1 C2 C1 C2 C1	Oscillator	V _{DD} = 4.5 to 5.5 V	1.0		8.38	MHz
resonator		frequency (fx)Note 1		1.0		5.0	
		Oscillation	V _{DD} = 4.5 to 5.5 V			10	ms
	'- '	stabilization time ^{Note 2}				30	
External	X2 X1	X1 input	V _{DD} = 4.5 to 5.5 V	1.0		8.38	MHz
clock	XZ XI	frequency (fx) ^{Note 1}				5.0	
	μPD74HCU04	X1 input	V _{DD} = 4.5 to 5.5 V	50		500	ns
		high-/low-level width (tхн, txL)		85		500	

Notes 1. Indicates only oscillation circuit characteristics. Refer to **AC Characteristics** for instruction execution time.

2. Time required to stabilize oscillation after reset or STOP mode release.

Cautions 1. When using the main system clock oscillator, wiring in the area enclosed with the broken line in the above figures should be carried out as follows to avoid an adverse effect from wiring capacitance.

- · Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- . Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always keep the ground point of the oscillator to the same potential as Vss1.
- . Do not ground the capacitor to a ground pattern in which a high current flows.
- · Do not fetch signals from the oscillator.
- When the main system clock is stopped and the system is operated by the subsystem clock, the subsystem clock should be switched again to the main system clock after the oscillation stabilization time is secured by the program.



Subsystem Clock Oscillation Circuit Characteristics (TA = -40 to +85°C, VDD = 2.7 to 5.5 V)

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	, l [Oscillator frequency (f _{XT})Note 1		32	32.768	35	kHz
		Oscillation stabilization time ^{Note 2}	V _{DD} = 4.5 to 5.5 V		1.2	2	s
	·					10	
External clock	XT2 XT1	XT1 input frequency (fxT) ^{Note 1}		32		100	kHz
	μPD74HCU04	XT1 input high-/low-level width (txth, txtl)		5		15	μs

- **Notes 1.** Indicates only oscillation circuit characteristics. Refer to **AC Characteristics** for instruction execution time.
 - 2. Time required to stabilize oscillation after VDD reaches oscillator voltage MIN.
- Cautions 1. When using the subsystem clock oscillator, wiring in the area enclosed with the broken line in the above figures should be carried out as follows to avoid an adverse effect from wiring capacitance.
 - . Keep the wiring length as short as possible.
 - · Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always keep the ground point of the oscillator to the same potential as Vss1.
 - Do not ground the capacitor to a ground pattern in which a high current flows.
 - · Do not fetch signals from the oscillator.
 - The subsystem clock oscillator is a low-amplitude circuit in order to achieve a low consumption current, and is more prone to malfunction due to noise than the main system clock oscillator. Particular care is therefore required with the wiring method when the subsystem clock is used.



DC Characteristics (T_A = -40 to +85°C, V_{DD} = 2.7 to 5.5 V)

Parameter	Symbol	Test Condition	ons	MIN.	TYP.	MAX.	Unit
Input voltage, high	V _{IH1}	P10 to P17, P21, P24, P35, P40 to P47, P50 to P57, P64 to P67, P74, P75		0.7 V _{DD}		VDD	V
	V _{IH2}	P00 to P03, P20, P22, P23, P25, P34, P36, P70 to P73, RESET		0.8 VDD		V _{DD}	V
	VIH3	P30 to P33 (N-ch Open-drain)		0.7 V _{DD}		5.5	V
	V _{IH4}	X1, X2		V _{DD} - 0.5		V _{DD}	V
	V _{IH5}	XT1, XT2	V _{DD} = 4.5 to 5.5 V	0.8 V _{DD}		V _{DD}	V
				0.9 V _{DD}		V _{DD}	V
Input voltage, low	VIL1	P10 to P17, P21, P24, P35, P40 to P47, P50 to P57, P64 to P67, P74, P75		0		0.3 VDD	V
	VIL2	P00 to P03, P20, P22, P23, P25, P34, P36, P70 to P73, RESET		0		0.2 V _{DD}	V
	V _{IL3}	P30 to P33	V _{DD} = 4.5 to 5.5 V	0		0.3 V _{DD}	V
				0		0.2 V _{DD}	V
	VIL4	X1, X2		0		0.4	V
	V _{IL5}	XT1, XT2	V _{DD} = 4.5 to 5.5 V	0		0.2 V _{DD}	V
				0		0.1 V _{DD}	V
Output voltage,	V _{OH1}	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V, IoH} = -1 \text{mA}$		V _{DD} - 1.0		V _{DD}	V
high		Іон = −100 μА		V _{DD} - 0.5		V _{DD}	V
Output voltage, low	Vol1	P30 to P33, P50 to P57	V _{DD} = 4.5 to 5.5 V, I _{OL} = 15 mA		0.4	2.0	V
		P00 to P03, P20 to P25, P34 to P36, P40 to P47, P64 to P67, P70 to P75	V _{DD} = 4.5 to 5.5 V, I _{OL} = 1.6 mA			0.4	V
	V _{OL2}	IoL = 400 μA				0.5	V

Remark The characteristics of alternate-function pins and port pins are the same unless specified otherwise.



DC Characteristics (T_A = -40 to +85°C, V_{DD} = 2.7 to 5.5 V)

Parameter	Symbol	1	Test Conditions	MIN.	TYP.	MAX.	Unit
Input leakage current, high	Ішн1	Vin = Vdd	P00 to P03, P10 to P17, P20 to P25, P34 to P36, P40 to P47, P50 to P57, P64 to P67, P70 to P75, RESET			3	μΑ
	ILIH2]	X1, X2, XT1, XT2			20	μΑ
	Ішнз		P30 to P33			80	μΑ
Input leakage current, low	ILIL1	Vin = 0 V	P00 to P03, P10 to P17, P20 to P25, P34 to P36, P40 to P47, P50 to P57, P64 to P67, P70 to P75, RESET			-3	μΑ
	ILIL2		X1, X2, XT1, XT2			-20	μΑ
	IL1L3		P30 to P33			-3	μΑ
Output leakage current, low	Ісон	Vout = Vdd				3	μΑ
Output leakage current, low	ILOL	Vout = 0 V	Vout = 0 V			-3	μΑ
Software pull- up resistor	R	V _{IN} = 0 V, P00 to P03, P20 to P50 to P57, P64 to	P25, P34 to P36, P40 to P47, P67, P70 to P75	15	30	90	kΩ

Remark The characteristics of alternate-function pins and port pins are the same unless specified otherwise.



DC Characteristics (T_A = -40 to +85°C, V_{DD} = 2.7 to 5.5 V)

Parameter	Symbol	Test Condit	tions	MIN.	TYP.	MAX.	Unit
Power supply current ^{Note 1}	IDD1	8.38-MHz crystal oscillation operating mode	V _{DD} = 5.0 V ±10%		9.5	19.0	mA
	I _{DD2}	8.38-MHz crystal oscillation HALT mode	V _{DD} = 5.0 V ±10%		1.6	3.2	mA
	IDD3	an arating made Note 2	V _{DD} = 5.0 V ±10%		100	200	μΑ
			V _{DD} = 3.0 V ±10%		70	140	μΑ
	I _{DD4}	LIALT ala Note 2	V _{DD} = 5.0 V ±10%		25	55	μΑ
			V _{DD} = 3.0 V ±10%		5	15	μΑ
	I _{DD5}	XT1 = V _{DD1} , STOP mode	V _{DD} = 5.0 V ±10%		1	30	μΑ
		When feedback resistor is used	V _{DD} = 3.0 V ±10%		0.5	10	μΑ
	IDD6 XT1 = VDD1, STOP mode	V _{DD} = 5.0 V ±10%		0.1	30	μΑ	
		When feedback resistor is not used	V _{DD} = 3.0 V ±10%		0.05	10	μΑ

Notes 1. Does not include the on-chip pull-up resistor, AVREF current and port current.

2. When the main system clock is stopped.



AC Characteristics


(1) Basic Operation ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$)

Parameter	Symbol		Test Conditions	MIN.	TYP.	MAX.	Unit
Cycle time	Tcy	Operating on main	V _{DD} = 4.5 to 5.5 V	0.24		32	μs
(Min. instruction		system clock		0.8		32	μs
execution time)		Operating on subsy	stem clock	40Note 1	122	125	μs
TI00, TI01 input	ttiho, ttilo	3.5 V ≤ V _{DD} ≤ 5.5 V		2/fsam + 0.1 Note2			μs
high-/low-level width				2/fsam + 0.2 ^{Note2}			μs
TI50, TI51 input frequency	f T15			0		4	MHz
TI50, TI51 input high-/low-level width	ттінь, ттісь			100			ns
Interrupt request input high-/low -level width	tinth, tintl	INTP0 to INTP3, P4	40 to P47	1			μs
RESET low-level width	trsL			10			μs

Notes 1. Value when using the external clock. When using a crystal resonator, the value becomes 114 μ s (MIN.).

2. Selection of $f_{sam} = fx$, fx/4, fx/64 is possible with bits 0 and 1 (PRM00, PRM01) of prescaler mode register 0 (PRM0). However, if the TI00 valid edge is selected as the count clock, the value becomes $f_{sam} = fx/8$.

Tcy vs VDD (at main system clock operation)





(2) Read/Write Operation ($T_A = -40 \text{ to } + 85^{\circ}\text{C}$, $V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$) (1/2)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ASTB high-level width	t asth		0.5tcy		ns
Address setup time	tADS		tcy - 40		ns
Address hold time	t adh		6		ns
Data input time from address	tADD1			(2 + 2n)tcy - 54	ns
	tADD2			(3 + 2n)tcy - 60	ns
Address output time from $\overline{RD} \!\!\downarrow$	trdad		0	100	ns
Data input time from RD↓	tRDD1			(2 + 2n)tcy - 87	ns
	tRDD2			(3 + 2n)tcy - 93	ns
Read data hold time	t RDH		0		ns
RD low-level width	trdL1		(1.5 + 2n)tcy - 33		ns
	tRDL2		(2.5 + 2n)tcy - 33		ns
WAIT ↓ input time from RD↓	trdwT1			0.5tcy - 43	ns
	trdwt2			tcy - 43	ns
WAIT ↓ input time from WR↓	twrwt			0.5tcy - 25	ns
WAIT low-level width	twтL		(0.5 + 2n)tcy + 10	(2 + 2n)tcy	ns
Write data setup time	twos		60		ns
Write data hold time	twdн		6		ns
WR low-level width	twrL1		(1.5 + 2n)tcy - 15		ns
RD	tastrd		6		ns
WR↓ delay time from ASTB↓	tastwr		2tcy – 15		ns
ASTB↑ delay time from RD↑ in external fetch	t rdast		0.8tcy - 15	1.2tcy	ns
Address hold time from RD↑ in external fetch	trdadh		0.8tcy - 15	1.2tcy + 30	ns
Write data output time from RD↑	trdwd		40		ns
Write data output time from $\overline{\mathrm{WR}} \!\downarrow$	twrwd		10	60	ns
Address hold time from $\overline{\mathrm{WR}} \uparrow$	twradh		0.8tcy - 15	1.2tcy + 30	ns
RD↑ delay time from WAIT↑	twtrd		0.8tcy	2.5tcy + 25	ns
WR↑ delay time from WAIT↑	twrwr		0.8tcy	2.5tcy + 25	ns
				i e e e e e e e e e e e e e e e e e e e	

Remarks 1. tcy = Tcy/4

2. n indicates the number of waits.



(2) Read/Write Operation ($T_A = -40 \text{ to } + 85^{\circ}\text{C}$, $V_{DD} = 2.7 \text{ to } 4.5 \text{ V}$) (2/2)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ASTB high-level width	t asth		0.5tcy		ns
Address setup time	tads		0.5tcy - 54		ns
Address hold time	t adh		10		ns
Data input time from address	t ADD1			(2 + 2n)tcy - 108	ns
	tADD2			(3 + 2n)tcy - 120	ns
Address output time from RD↓	trdad		0	200	ns
Data input time from RD↓	tRDD1			(2 + 2n)tcy - 148	ns
	tRDD2			(3 + 2n)tcy - 162	ns
Read data hold time	t RDH		0		ns
RD low-level width	tRDL1		(1.5 + 2n)tcy - 40		ns
	tRDL2		(2.5 + 2n)tcy - 40		ns
WAIT↓ input time from RD↓	trdwT1			0.5tcy - 60	ns
	trdwt2			tcy - 60	ns
WAIT↓ input time from WR↓	twrwt			0.5tcy - 50	ns
WAIT low-level width	t wTL		(0.5 + 2n)tcy + 10	(2 + 2n)tcy	ns
Write data setup time	twos		60		ns
Write data hold time	twpн		10		ns
WR low-level width	twrL1		(1.5 + 2n)tcy - 30		ns
$\overline{RD} \!\!\downarrow delay$ time from ASTB $\!\!\downarrow$	tastrd		10		ns
WR↓ delay time from ASTB↓	tastwr		2tcy - 30		ns
ASTB↑ delay time from RD↑ in external fetch	trdast		0.8tcy - 30	1.2tcy	ns
Address hold time from RD↑ in external fetch	trdadh		0.8tcy - 30	1.2tcy + 60	ns
Write data output time from RD↑	trdwd		40		ns
Write data output time from $\overline{\mathrm{WR}} \downarrow$	twrwd		20	120	ns
Address hold time from WR↑	twradh		0.8tcy - 30	1.2tcy + 60	ns
RD↑ delay time from WAIT↑	twtrd		0.5tcy	2.5tcy + 50	ns
WR↑ delay time from WAIT↑	twrwr		0.5tcy	2.5tcy + 50	ns

Remarks 1. tcy = Tcy/4

2. n indicates the number of waits.



(3) Serial Interface ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$)

(a) 3-wire serial I/O mode (SCK30, SCK31... Internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK30, SCK31	tkcy1	V _{DD} = 4.5 to 5.5 V	954			ns
cycle time			1600			ns
SCK30, SCK31 high-/	tkH1, tkL1	V _{DD} = 4.5 to 5.5 V	tксү1/2 - 50			ns
low-level width			tксү1/2 - 100			ns
SI30, SI31 setup time	tsik1	V _{DD} = 4.5 to 5.5 V	100			ns
(to SCK30, SCK31↑)			150			ns
SI30, SI31 hold time (from SCK30, SCK31↑)	tksi1		400			ns
SO30, SO31 output dealy time from SCK30, SCK31↓	tkso1	C = 100 pFNote			300	ns

Note C is the load capacitance of the SCK30, SCK31, SO30 and SO31 output lines.

(b) 3-wire serial I/O mode (SCK30, SCK31... External clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK30, SCK31	tkcy2	V _{DD} = 4.5 to 5.5 V	800			ns
			1600			ns
SCK30, SCK31 high-/	t KH2, t KL2	V _{DD} = 4.5 to 5.5 V	400			ns
low-level width			800			ns
SI30, SI31 setup time (to SCK30, SCK31↑)	tsık2		100			ns
SI30, SI31 hold time (from SCK30, SCK31↑)	tksi2		400			ns
SO30, SO31 output dealy time from SCK30, SCK31↑	tkso2	C = 100 pFNote			300	ns
SCK30, SCK31 rise, fall time	tr2, tr2	When using external device expansion function			160	ns
		When not using external device expansion function	When using 16-bit timer output function		700	ns
			When not using 16-bit timer output function		1000	ns

Note C is the load capacitance of the SO30 and SO31 output lines.



(c) UART mode (Dedicated baud rate generator output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		V _{DD} = 4.5 to 5.5 V			125000	bps
					78125	bps

(d) UART mode (External clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
ASCK0 cycle time	tксүз	V _{DD} = 4.5 to 5.5 V	800			ns
			1600			ns
ASCK0 high-/low-level width	t кнз,	V _{DD} = 4.5 to 5.5 V	400			ns
	tкLз		800			ns
Transfer rate		V _{DD} = 4.5 to 5.5 V			39063	bps
					19531	bps
ASCK0 rise, fall time	trз, tгз	V _{DD} = 4.5 to 5.5 V, when not using external device expansion function			1000	ns
					160	ns

(e) UART mode (Infrared ray data transfer mode)

Parameter	Symbol	Test Conditions	TYP.	MAX.	Unit
Transfer rate		V _{DD} = 4.5 to 5.5 V		115200	bps
Bit rate allowable error		V _{DD} = 4.5 to 5.5 V		±0.87	%
Output pulse width		V _{DD} = 4.5 to 5.5 V	1.2	0.24/fbr ^{Note}	μs
Input pulse width		V _{DD} = 4.5 to 5.5 V	4/fx		μs


Note fbr: dedicated baud rate




AC Timing Test Point (Excluding X1, XT1 Input)



Clock Timing




TI Timing






Read/Write Operation

External Fetch (No Wait):




External Fetch (Wait Insertion):






External Data Access (No Wait):




External Data Access (Wait Insertion):






Serial Transfer Timing

3-wire Serial I/O Mode:



UART Mode (External Clock Input):





A/D Converter Characteristics (TA = -40 to 85° C, VDD = AVDD = AVREF = 2.7 to 5.5 V, AVss = Vss = 0 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Overall error Note		AVREF = 4.5 to 5.5 V			±0.4	%
					±0.7	%
Conversion time	TCONV	AVREF = 4.5 to 5.5 V	14		200	μs
			20		200	μs
Analog input voltage	VIAN		0		AVREF + 0.3	٧
Reference voltage	AVREF		2.7		AV _{DD}	V
AV _{REF} resistance	RAIREF		10	20		kΩ


Note Excluding quantization error (±1/2LSB). Shown as a percentage of the full scale value.

Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (TA = -40 to +85°C)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Data retention power supply voltage	VDDDR		1.6		5.5	V
Data retention power supply current	IDDDR	V _{DDDR} = 1.6 V Subsystem clock stop and feed-back resistor disconnected		0.1	10	μΑ
Release signal set time	tsrel		0			μs
Oscillation stabilization	twait	Release by RESET		2 ¹⁷ /fx		ms
wait time		Release by interrupt request		Note		ms


Note Selection of 2^{12} /fx and 2^{14} /fx to 2^{17} /fx is possible with bits 0 to 2 (OSTS0 to OSTS2) of the oscillation stabilization time select register (OSTS).

Data Retention Timing (STOP Mode Release by RESET)







Data Retention Timing (Standby Release Signal: STOP Mode Release by Interrupt Request Signal)



Interrupt Request Input Timing




RESET Input Timing






6. PACKAGE DRAWINGS


64-PIN PLASTIC SHRINK DIP (750 mils) (Unit: mm)







P64C-70-750A,C-1

64-PIN PLASTIC QFP (14 x 14) (Unit: mm)









P64GC-80-AB8-3




64-PIN PLASTIC LQFP (12 x 12) (Unit: mm)



detail of lead end





P64GK-65-8A8-1



***** APPENDIX A. DEVELOPMENT TOOLS

The following development tools are available for system development using the μ PD78F0034. Also refer to (5) Cautions on using development tools.

(1) Language Processing Software

RA78K/0	Assembler package common to 78K/0 Series
CC78K/0	C compiler package common to 78K/0 Series
DF780034	Device file for μ PD780034 subseries
CC78K/0-L	78K/0 Series common C compiler library source file

(2) Flash Memory Writing Tools

Flashpro II (FL-PR2)	Flash programmer dedicated to on-chip flash memory microcontroller	
FA-64CW	Adapter for flash writing	
FA-64GC		
FA-64GK ^{Note}		

(3) Debugging Tool

• When using in-circuit emulator IE-78K0-NS

IE-78K0-NS ^{Note}	In-circuit emulator common to 78K/0 Series
IE-70000-MS-PS-B	Power supply unit for IE-78K0-NS
IE-70000-98-IF-C ^{Note}	Interface adapter when using PC-9800 series as host machine (excluding notebook PCs)
IE-70000-CD-IFNote	PC card and interface cable when using notebook PC of PC-9800 series as host machine
IE-70000-PC-IF-CNote	Interface adapter when using IBM PC/AT™ or compatible as host machine
IE-780034-NS-EM1 ^{Note}	Emulation board to emulate μ PD780034 Subseries
NP-64CW	Emulation probe for 64-pin plastic shrink DIP (CW type)
NP-64GC	Emulation probe for 64-pin plastic QFP (GC-AB8 type)
NP-64GK ^{Note}	Emulation probe for 64-pin plastic LQFP (GC-8A8 type)
TGK-064SBW	Conversion adapter for connecting target system board designed to allow mounting of 64-pin plastic LQFP (GK-8A8 type) and NP-64GK.
EV-9200GC-64	Socket to be mounted on target system board manufactured for 64-pin plastic QFP (GC-AB8 type)
ID78K0-NS ^{Note}	Integrated debugger for IE-78K0-NS
SM78K0	System simulator common to 78K/0 Series
DF780034	Device file for μPD780034 Subseries

Note Under development



• When using in-circuit emulator IE-78001-R-A

IE-78001-R-A ^{Note}	In-circuit emulator common to 78K/0 Series
IE-70000-98-IF-B	Interface adapter when using PC-9800 series as host machine (excluding notebook PCs)
IE-70000-98-IF-C ^{Note}	
IE-70000-PC-IF-B	Interface adapter when using IBM PC/AT or compatible as host machine
IE-70000-PC-IF-CNote	
IE-78000-R-SV3	Interface adapter and cable when using EWS as host machine
IE-780034-NS-EM1 Note	Emulation board to emulate μPD780034 Subseries
IE-78K0-R-EX1Note	Emulation probe conversion board to use IE-780034-NS-EM1 on IE-78001-R-A
EP-78240CW-R	Emulation probe for 64-pin plastic shrink DIP (CW type)
EP-78240GC-R	Emulation probe for 64-pin plastic QFP (GC-AB8 type)
EP-78012GK-R	Emulation probe for 64-pin plastic LQFP (GK-8A8 type)
TGK-064SBW	Conversion adapter for connecting target system board designed to allow mounting of 64-pin
	plastic LQFP (GK-8A8) and NP-64GK.
EV-9200GC-64	Socket to be mounted on target system board manufactured for 64-pin plastic QFP (GC-AB8 type)
ID78K0	Integrated debugger for IE-78001-R-A
SM78K0	System simulator common to 78K/0 Series
DF780034	Device file for μPD780034 Subseries

Note Under development

(4) Real-time OS

RX78K/0	Real-time OS for 78K/0 Series	
MX78K0	OS for 78K/0 Series	



(5) Cautions on using development tools

- The ID-78K0-NS, ID78K0, and SM78K0 are used in combinaiton with the DF780034.
- The CC78K/0 and RX78K/0 are used in combination with the RA78K/0 and the DF780034.
- The Flashpro II, FA-64CW, FA-64GC, FA64GK, NP-64CW, NP64GC, and NP-64GK are products made by Naitou Densei Machidaseisakusho (044-822-3813).
 - Contact an NEC distributor regarding the purchase of these products.
- The TGK-064SBW is a product made by TOKYO ELETECH CORPORATION.

Refer to: Daimaru Kogyo, Ltd.

Tokyo Electronic Components Division (03-3820-7112)

Osaka Electronic Components Division (06-244-6672)

- For third party development tools, see the 78K/0 Series Selection Guide (U11126E).
- The host machines and OSs supporting each software are as follows.

Host Machine	PC	EWS
[OS]	PC-9800 series [Windows™]	HP9000 series 700™ [HP-UX™]
	IBM PC/AT or compatible	SPARCstation™ [SunOS™]
Software	[Japanese/English Windows]	NEWS™ (RISC) [NEWS-OS™]
RA78K/0	√Note	V
CC78K/0	√Note	V
ID78K0-NS	V	_
ID78K0	V	\checkmark
SM78K0		_
RX78K/0	√Note	V
MX78K0	√Note	V

Note DOS-based software



★ Conversion Socket Drawing (EV-9200GC-64) and Footprints

No.1 pin index

Figure A-1. EV-9200GC-64 Drawing (for reference only)

EV-9200GC-64-G0	ΕV	/-920	0GC-	·64-G0	
-----------------	----	-------	------	--------	--

ITEM	MILLIMETERS	INCHES
Α	18.8	0.74
В	14.1	0.555
С	14.1	0.555
D	18.8	0.74
Е	4-C 3.0	4-C 0.118
F	0.8	0.031
G	6.0	0.236
Н	15.8	0.622
I	18.5	0.728
J	6.0	0.236
K	15.8	0.622
L	18.5	0.728
М	8.0	0.315
N	7.8	0.307
0	2.5	0.098
Р	2.0	0.079
Q	1.35	0.053
R	0.35±0.1	0.014 ^{+0.004} _{-0.005}
S	φ2.3	Ø0.091
Т	φ1.5	φ0.059

<u>В</u> А

Figure A-2. EV-9200GC-64 Footprints (for reference only)

EV-9200GC-64-P1E


ITEM	MILLIMETERS	INCHES
А	19.5	0.768
В	14.8	0.583
С	$0.8\pm0.02 \times 15=12.0\pm0.05$	$0.031^{+0.002}_{-0.001} \times 0.591 = 0.472^{+0.003}_{-0.002}$
D	$0.8\pm0.02 \times 15=12.0\pm0.05$	$0.031^{+0.002}_{-0.001} \times 0.591 = 0.472^{+0.003}_{-0.002}$
Е	14.8	0.583
F	19.5	0.768
G	6.00±0.08	0.236 ^{+0.004} _{-0.003}
Н	6.00±0.08	$0.236^{+0.004}_{-0.003}$
1	0.5±0.02	0.197 ^{+0.001} _{-0.002}
J	φ2.36±0.03	$\phi_{0.093^{+0.001}_{-0.002}}$
K	φ2.2±0.1	φ0.087 ^{+0.004} _{-0.005}
L	φ1.57±0.03	φ0.062 ^{+0.001} _{-0.002}


Caution Dimensions of mount pad for EV-9200 and that for target device (QFP) may be different in some parts. For the recommended mount pad dimensions for QFP, refer to "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).




★ Conversion Adapter Drawing (TGK-064SBW)

Figure A-3. TGK-064SBW Drawing (for reference only)







ITEM	MILLIMETERS	INCHES	ITEM	MILLIMETERS	S INCHES
Α	18.4	0.724	а	ϕ 0.3	ϕ 0.012
В	0.65x15=9.75	0.026x0.591=0.384	b	1.85	0.073
С	0.65	0.026	С	3.5	0.138
D	7.75	0.305	d	2.0	0.079
E	10.15	0.400	е	3.9	0.154
F	12.55	0.494	f	1.325	0.052
G	14.95	0.589	g	1.325	0.052
Н	0.65x15=9.75	0.026x0.591=0.384	h	5.9	0.232
1	11.85	0.467	i	0.8	0.031
J	18.4	0.724	j	2.4	0.094
K	C 2.0	C 0.079	k	2.7	0.106
L	12.45	0.490			TGK-064SBW-G0E
М	10.25	0.404			
N	7.7	0.303			
	10.02	0.394			

note: Product made by TOKYO ELETECH CORPORATION.

14.92

11.1

1.45 4-*φ*1.3

1.8

5.0

φ5.3

4-C 1.0

 ϕ 3.55

φ0.9

0.587 0.437

0.057 0.057

0.071

0.197

 ϕ 0.209

φ0.140

 ϕ 0.035

4-C 0.039

 $4-\phi 0.051$



***** APPENDIX B. RELATED DOCUMENTS

Device Related Documents

Document Name	Document No. (English)	Document No. (Japanese)
μPD780024, 780024Y, 780034, 780034Y Subseries User's Manual	U12022E	U12022J
μPD780031, 780032, 780033, 780034 Data Sheet	U12300E	U12300J
μPD78F0034 Data Sheet	This manual	U11993J
78K/0 Series User's Manual-Instruction	U12326E	U12326J
78K/0 Series Instruction Table	_	U10903J
78K/0 Series Instruction Set	_	U10904J
μPD780034 Subseries Special Function Register Table	_	To be prepared

Development Tool Documents (User's Manual)

Document Na	Document No. (English)	Document No. (Japanese)	
RA78K0 Assembler Package	Operation	U11802E	U11802J
	Assembly Language	U11801E	U11801J
	Structured Assembly Language	U11789E	U11789J
RA78K Series Structured Assembler Preprocessor		EEU-1402	U12323J
CC78K/0 C Compiler	Operation	U11517E	U11517J
	Language	U11518E	U11518J
CC78K/0 C Compiler Application Note	Programming Know-how	EEA-1208	EEU-618
CC78K Series Library Source File		_	U12322J
IE-78K0-NS		To be prepared	To be prepared
IE-78001-R-A		To be prepared	To be prepared
IE-780034-NS-EM1		To be prepared	To be prepared
EP-78240		U10332E	EEU-986
EP-78012GK-R		EEU-1538	EEU-5012
SM78K0 System Simulator-Windows based	Reference	U10181E	U10181J
SM78K Series System Simulator	External Part User Open Interface Specifications	U10092E	U10092J
ID78K0-NS Integrated Debugger	Reference	To be prepared	U12900J
ID78K0 Integrated Debugger — EWS based	Reference	_	U11151J
ID78K0 Integrated Debugger — PC based	Reference	U11539E	U11539J
ID78K0 Integrated Debugger — Windows based	Guide	U11649E	U11649J

Caution The above related documents are subject to change without notice. Be sure to read the latest documents before designing.



Embedded Software Documents (User's Manual)

Document Name		Document No. (English)	Document No. (Japanese)
78K/0 Series Real-time OS	Basics	U11537E	U11537J
	Installation	U11536E	U11536J
78K/0 Series OS MX78K0	Basics	U12257E	U12257J

Other Documents

Document Name	Document No. (English)	Document No. (Japanese)
IC Package Manual	C10943X	
Semiconductor Device Mounting Technology Manual	C10535E	C10535J
Quality Grades on NEC Semiconductor Devices	C11531E	C11531J
NEC Semiconductor Device Reliability/Quality Control System	C10983E	C10983J
Electrostatic Discharge (ESD) Test	C11892E	C11892J
Guide to Quality Assurance for Semiconductor Devices	MEI-1202	_
Microcomputer Product Series Guide		U11416J

Caution The above related documents are subject to change without notice. Be sure to read the latest documents before designing.

[MEMO]

NOTES FOR CMOS DEVICES-

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- · Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- · Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)

Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130 800-729-9288

NEC Electronics (Germany) GmbH

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

NEC Electronics (UK) Ltd.

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Italiana s.r.1.

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

NEC Electronics (Germany) GmbH

Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

NEC Electronics (France) S.A.

Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

NEC Electronics (France) S.A.

Spain Office Madrid, Spain Tel: 01-504-2787 Fax: 01-504-2860

NEC Electronics (Germany) GmbH

Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388

NEC Electronics Hong Kong Ltd.

Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.

Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd.

United Square, Singapore 1130 Tel: 253-8311 Fax: 250-3583

NEC Electronics Taiwan Ltd.

Taipei, Taiwan Tel: 02-719-2377 Fax: 02-719-5951

NEC do Brasil S.A.

Cumbica-Guarulhos-SP, Brasil

Tel: 011-6465-6810 Fax: 011-6465-6829

J97. 8



FIP and IEBus are trademarks of NEC Corporation.

MS-DOS and Windows are either registered trademarks or trademarks of Microsoft Corporation

in the United States and/or other countries.

PC/AT is a trademark of International Business Machines Corporation.

HP9000 Series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

SunOS is a trademark of Sun Microsystems, Inc.

NEWS and NEWS-OS are trademarks of Sony Corporation.

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.

M4 96.5