

8-BIT SINGLE-CHIP MICROCONTROLLERS

DESCRIPTION

The μ PD789425, 789426, 789435, 789436, 789445, 789446, 789455, 789456 are members of the μ PD789426, 789436, 789446, 789456 Subseries (for LCD drive) of the 78K/0S Series.

Flash memory versions, μ PD78F9436, 78F9456, which can operate in the same power supply voltage range as the mask ROM versions, and various development tools, are available.

Detailed function descriptions are provided in the following user's manuals. Be sure to read them before designing.

μ PD789426, 789436, 789446, 789456 Subseries User's Manual: U15075E
78K/0S Series User's Manual Instructions: U11047E

FEATURES

- ROM and RAM capacities

Part Number	Item	Program Memory (ROM)	Data Memory	
			Internal High-Speed RAM	LCD Display RAM
μ PD789425, 789435		12 KB	512 bytes	5 bytes
μ PD789426, 789436		16 KB		15 bytes
μ PD789445, 789455		12 KB		
μ PD789446, 789456		16 KB		

- Minimum instruction execution time can be changed from high-speed (0.4 μ s at 5.0 MHz operation with main system clock) to ultra-low-speed (122 μ s at 32.768 kHz operation with subsystem clock).
- I/O ports: 40 (μ PD789425, 789426, 789435, 789436)
: 30 (μ PD789445, 789446, 789455, 789456)
- Timer: 5 channels
- A/D converter
8-bit resolution: 6 channels (μ PD789425, 789426, 789445, 789446)
10-bit resolution: 6 channels (μ PD789435, 789436, 789455, 789456)
- Serial interface: 1 channel
- LCD controller/driver
Segment signals: 5, common signals: 4 (μ PD789425, 789426, 789435, 789436)
Segment signals: 15, common signals: 4 (μ PD789445, 789446, 789455, 789456)
- Power supply voltage: $V_{DD} = 1.8$ to 5.5 V

APPLICATIONS

Portable audio systems, cameras, healthcare equipment, etc.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
 Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.


ORDERING INFORMATION

Part Number	Package
μ PD789425GK-xxx-9ET	64-pin plastic TQFP (12 × 12)
μ PD789426GK-xxx-9ET	64-pin plastic TQFP (12 × 12)
μ PD789435GK-xxx-9ET	64-pin plastic TQFP (12 × 12)
μ PD789436GK-xxx-9ET	64-pin plastic TQFP (12 × 12)
μ PD789445GK-xxx-9ET	64-pin plastic TQFP (12 × 12)
μ PD789446GK-xxx-9ET	64-pin plastic TQFP (12 × 12)
μ PD789455GK-xxx-9ET	64-pin plastic TQFP (12 × 12)
μ PD789456GK-xxx-9ET	64-pin plastic TQFP (12 × 12)

Remark xxx indicates ROM code suffix.

★ 78K/0S SERIES LINEUP

The products in the 78K/0S Series are listed below. The names enclosed in boxes are subseries names.



Y Subseries products support SMB.

Small-scale package, general-purpose applications

<div style="border-left: 1px solid black; border-right: 1px solid black; padding: 0 5px;"> 44-pin 42-/44-pin 30-pin 28-pin </div>	μPD789046	μPD789074 with added subsystem clock μPD789014 with enhanced timer and increased ROM, RAM capacity μPD789026 with enhanced timer On-chip UART and capable of low voltage (1.8 V) operation
	μPD789026	
	μPD789074	
	μPD789014	

Small-scale package, general-purpose applications and A/D converter

<div style="border-left: 1px solid black; border-right: 1px solid black; padding: 0 5px;"> 44-pin 44-pin 30-pin 30-pin 30-pin 30-pin 30-pin 30-pin </div>	μPD789177	μPD789177Y	μPD789167 with enhanced A/D converter μPD789104A with enhanced timer μPD789146 with enhanced A/D converter μPD789104A with added EEPROM™ μPD789124A with enhanced A/D converter RC oscillation version of the μPD789104A μPD789104A with enhanced A/D converter μPD789026 with added A/D converter and multiplier
	μPD789167	μPD789167Y	
	μPD789156		
	μPD789146		
	μPD789134A		
	μPD789124A		
	μPD789114A		
	μPD789104A		

Inverter control

44-pin	μPD789842	On-chip inverter controller and UART
--------	-----------	--------------------------------------

VFD drive

52-pin	μPD789871	Total display outputs: 25
--------	-----------	---------------------------

LCD drive

<div style="border-left: 1px solid black; border-right: 1px solid black; padding: 0 5px;"> 80-pin 80-pin 80-pin 64-pin 64-pin 64-pin 64-pin 64-pin 64-pin </div>	μPD789488	A/D converter and on-chip voltage booster type LCD (28 × 4) μPD789407A with enhanced A/D converter A/D converter and resistance division type LCD (28 × 4) μPD789446 with enhanced A/D converter A/D converter and on-chip voltage booster type LCD (15 × 4) μPD789426 with enhanced A/D A/D converter and on-chip voltage booster type LCD (5 × 4) RC oscillation version of the μPD789306 On-chip voltage booster type LCD (24 × 4)
	μPD789417A	
	μPD789407A	
	μPD789456	
	μPD789446	
	μPD789436	
	μPD789426	
	μPD789316	
	μPD789306	

Dot LCD drive

144-pin	μPD789835	Segment/common outputs: 96 Segments: 40, commons: 16
88-pin	μPD789830	

ASSP

<div style="border-left: 1px solid black; border-right: 1px solid black; padding: 0 5px;"> 80-pin 52-pin 52-pin 64-pin 44-pin 44-pin 20-pin 20-pin </div>	μPD789477	μPD789488 with added remote control receiver and resistance division type LCD For remote controller, with A/D converter and on-chip voltage booster type LCD For remote controller, with SIO and resistance division type LCD For PC keyboard, on-chip USB HUB function For PC keyboard, on-chip USB function For keypad, on-chip POC RC oscillation version of the μPD789860 For keyless entry, on-chip POC and key return circuit
	μPD789467	
	μPD789327	
	μPD789803	
	μPD789800	
	μPD789840	
	μPD789861	
	μPD789860	



The major functional differences among the subseries are listed below.

Function Subseries Name		ROM Capacity	8-Bit	16-Bit	Watch	WDT	8-Bit A/D	10-Bit A/D	Serial Interface	I/O	V _{DD}	Remarks
											MIN. Value	
Small-scale package, general-purpose applications	μPD789046	16 K	1 ch	1 ch	1 ch	1 ch	-	-	1 ch (UART: 1 ch)	34	1.8 V	-
	μPD789026	4 K to 16 K										
	μPD789074	2 K to 8 K	2 ch	-								
	μPD789014	2 K to 4 K										
Small-scale package, general-purpose applications and A/D converter	μPD789177	16 K to 24 K	3 ch	1 ch	1 ch	-	8 ch	1 ch (UART: 1 ch)	31	20	4.0 V	-
	μPD789167											
	μPD789156	2 K to 8 K	-	4 ch	-							
	μPD789146					4 ch	-	4 ch	-			
	μPD789134A	4 ch	-	4 ch	-							
	μPD789124A					4 ch	-	4 ch	-			
	μPD789114A	4 ch	-	4 ch	-							
μPD789104A	4 ch					-	-	-				
Inverter control	μPD789842	8 K to 16 K	3 ch	Note	1 ch	1 ch	8 ch	-	1 ch (UART: 1 ch)	30	4.0 V	-
VFD drive	μPD789871	4 K to 8 K	3 ch	-	1 ch	1 ch	-	-	1 ch	33	2.7 V	-
LCD drive	μPD789488	32 K	3 ch	1 ch	1 ch	1 ch	-	8 ch	2 ch (UART: 1 ch)	45	1.8 V	-
	μPD789417A											
	μPD789407A	12 K to 16 K	2 ch	-	6 ch	30						
	μPD789456						6 ch	-	6 ch	40		
	μPD789446	6 ch	-	6 ch	23							
	μPD789436					6 ch	-	6 ch	23			
	μPD789426	8 K to 16 K	-	-	2 ch (UART: 1 ch)					23		
	μPD789316					8 K to 16 K	-	-	2 ch (UART: 1 ch)			
μPD789306	8 K to 16 K	-	-	-	-							
Dot LCD drive	μPD789835	24 K to 60 K	6 ch	-	1 ch	1 ch	3 ch	-	1 ch (UART: 1 ch)	28	1.8 V	-
	μPD789830	24 K	1 ch	1 ch	-	-	-	-	1 ch (UART: 1 ch)	30	2.7 V	-
ASSP	μPD789477	24 K	3 ch	1 ch	1 ch	1 ch	8 ch	-	2 ch (UART: 1 ch)	45	1.8 V	On-chip LCD
	μPD789467	4 K to 24 K	2 ch	-	-	-	1 ch	-	-	18		
	μPD789327											
	μPD789800	8 K	-	-	-	-	4 ch	-	2 ch (USB: 1 ch)	31	4.0 V	-
	μPD789840								1 ch	29	2.8 V	
	μPD789861	4 K	-	-	-	-	-	-	-	14	1.8 V	RC-oscillation version, on-chip EEPROM
	μPD789860											On-chip EEPROM

Note 10-bit timer: 1 channel

OVERVIEW OF FUNCTIONS

Item		μPD789425, 789435	μPD789426, 789436	μPD789445, 789455	μPD789446, 789456
Internal memory	ROM	12 KB	16 KB	12 KB	16 KB
	High-speed RAM	512 bytes			
	LCD display RAM	5 bytes		15 bytes	
Minimum instruction execution time		0.4 μs/1.6 μs (@ 5.0 MHz operation with main system clock) 122 μs (@ 32.768 kHz operation with subsystem clock)			
General-purpose registers		8 bits × 8 registers			
Instruction set		<ul style="list-style-type: none"> • 16-bit operation • Bit manipulation (set, reset, test) 			
I/O ports		Total: 40 • CMOS I/O: 30 • CMOS input: 6 • N-ch open drain: 4		Total: 30 • CMOS I/O: 20 • CMOS input: 6 • N-ch open drain: 4	
Timers		<ul style="list-style-type: none"> • 16-bit timer: 1 channel • 8-bit timer: 2 channels • Watch timer: 1 channel • Watchdog timer: 1 channel 			
A/D converter		<ul style="list-style-type: none"> • 8-bit resolution × 6 channels: μPD789425, 789426, 789445, 789446 • 10-bit resolution × 6 channels: μPD789435, 789436, 789455, 789456 			
Serial interface		<ul style="list-style-type: none"> • Switchable between 3-wire serial I/O mode and UART mode: 1 channel 			
LCD controller/driver		<ul style="list-style-type: none"> • Segment signal outputs: 5 (max.) • Common signal outputs: 4 (max.) 		<ul style="list-style-type: none"> • Segment signal outputs: 15 (max.) • Common signal outputs: 4 (max.) 	
Vectored interrupt sources	Maskable	Internal: 9, External: 5			
	Non-maskable	Internal: 1			
Power supply voltage		V _{DD} = 1.8 to 5.5 V			
Operating ambient temperature		T _A = -40 to +85°C			
Package		64-pin plastic TQFP (12 × 12)			

CONTENTS

- 1. PIN CONFIGURATION (Top View)..... 8**
 - 1.1 Pin Configuration of the μPD789425, 789426, 789435, 789436 (Top View) 8
 - 1.2 Pin Configuration of the μPD789445, 789446, 789455, 789456 (Top View) 9
- 2. BLOCK DIAGRAM 11**
- 3. PIN FUNCTIONS 12**
 - 3.1 Port Pins 12
 - 3.2 Non-Port Pins 14
 - 3.3 Pin I/O Circuits and Recommended Connection of Unused Pins 15
- 4. MEMORY SPACE..... 17**
- 5. PERIPHERAL HARDWARE FUNCTIONS 18**
 - 5.1 Ports 18
 - 5.2 Clock Generator..... 19
 - 5.3 Timer..... 20
 - 5.4 A/D Converter 26
 - 5.5 Serial Interface 20..... 27
 - 5.6 LCD Controller/Driver..... 30
- 6. INTERRUPT FUNCTIONS..... 32**
- 7. STANDBY FUNCTION 33**
- 8. RESET FUNCTION..... 34**
- ★ 9. MASK OPTIONS 34**
- 10. OVERVIEW OF INSTRUCTION SET 35**
 - 10.1 Conventions 35
 - 10.2 List of Operations..... 37
- 11. ELECTRICAL SPECIFICATIONS 42**
- ★ 12. CHARACTERISTICS CURVES OF LCD CONTROLLER/DRIVER (REFERENCE VALUES)..... 56**
- 13. PACKAGE DRAWINGS 58**
- ★ 14. RECOMMENDED SOLDERING CONDITIONS..... 59**

APPENDIX A. DEVELOPMENT TOOLS 60

APPENDIX B. RELATED DOCUMENTS 62

1. PIN CONFIGURATION (TOP VIEW)

1.1 Pin Configuration of the μPD789425, 789426, 789435, 789436 (Top View)


64-pin plastic TQFP (12 × 12)

μPD789425GK-xxx-9ET

μPD789426GK-xxx-9ET

μPD789435GK-xxx-9ET

μPD789436GK-xxx-9ET



- Cautions**
1. Connect the IC (Internally Connected) pin directly to V_{SS}.
 2. Connect the AV_{DD} pin to V_{DD}.
 3. Connect the AV_{SS} pin to V_{SS}.

1.2 Pin Configuration of the μPD789445, 789446, 789455, 789456 (Top View)


64-pin plastic TQFP (12 × 12)

μPD789445GK-xxx-9ET

μPD789446GK-xxx-9ET

μPD789455GK-xxx-9ET

μPD789456GK-xxx-9ET




- Cautions**
1. Connect the IC (Internally Connected) pin directly to V_{SS}.
 2. Connect the AV_{DD} pin to V_{DD}.
 3. Connect the AV_{SS} pin to V_{SS}.

ANI0 to ANI5:	Analog input	P80 to P81 ^{Note} :	Port 8
ASCK20:	Asynchronous serial input	P90 to P97 ^{Note} :	Port 9
AV _{DD} :	Analog power supply	RESET:	Reset
AV _{SS} :	Analog ground	RxD20:	Receive data
BZO90:	Buzzer output	SS20:	Serial chip select
CAPH, CAPL:	LCD power supply capacitance control	S0 to S14:	Segment output
COM0 to COM3:	Common output	SCK20:	Serial clock
CPT90:	Capture trigger input	SI20:	Serial input
IC:	Internally connected	SO20:	Serial output
INTP0 to INTP3:	External interrupt input	TMI60:	Timer input
KR0 to KR3:	Key return	TO90, TO50, TO60,	
P00 to P03:	Port 0	TO61:	Timer output
P10, P11:	Port 1	TxD20:	Transmit data
P20 to P26:	Port 2	V _{DD} :	Power supply
P30 to P33:	Port 3	V _{LC0} to V _{LC2} :	LCD power supply
P50 to P53:	Port 5	V _{SS} :	Ground
P60 to P63:	Port 6	X1, X2:	Crystal (Main system clock)
P70 to P72:	Port 7	XT1, XT2:	Crystal (Subsystem clock)

Note μPD789425, 789426, 789435, and 789436 only

2. BLOCK DIAGRAM



Note μPD789425, 789426, 789435, and 789436 only

Remarks 1. Descriptions in parentheses are for the μPD789445, 789446, 789455, and 789456.
 2. The internal ROM capacity varies depending on the product.

3. PIN FUNCTIONS

3.1 Port Pins (1/2)

Pin Name	I/O	Function	After Reset	Alternate Function
P00 to P03	I/O	Port 0. 4-bit I/O port. Input/output can be specified in 1-bit units. When used as an input port, use of an on-chip pull-up resistor can be specified by means of software.	Input	KR0 to KR3
P10, P11	I/O	Port 1. 2-bit I/O port. Input/output can be specified in 1-bit units. When used as an input port, use of an on-chip pull-up resistor can be specified by means of software.	Input	—
P20	I/O	Port 2. 7-bit I/O port. Input/output can be specified in 1-bit units. When used as an input port, use of an on-chip pull-up resistor can be specified by means of software.	Input	—
P21				BZO90
P22				SS20
P23				SCK20/ASCK20
P24				SO20/TxD20
P25				SI20/RxD20
P26				TO90
P30	I/O	Port 3. 4-bit I/O port. Input/output can be specified in 1-bit units. When used as an input port, use of an on-chip pull-up resistor can be specified by means of software.	Input	INTP0/CPT90
P31				INTP1/TO50/TMI60
P32				INTP2/TO60
P33				INTP3/TO61
P50 to P53	I/O	Port 5. 4-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by the mask option.	Input	—
P60 to P65	Input	Port 6. 6-bit input port.	Input	ANI0 to ANI5
P70 to P72	I/O	Port 7. 3-bit I/O port. Input/output can be specified in 1-bit units. When used as an input port, use of an on-chip pull-up resistor can be specified by means of software.	Input	—
P80, P81 ^{Note}	I/O	Port 8. 2-bit I/O port. Input/output can be specified in 1-bit units. When used as an input port, use of an on-chip pull-up resistor can be specified by means of software.	Input	—

Note μPD789425, 789426, 789435, and 789436 only

3.1 Port Pins (2/2)

Pin Name	I/O	Function	After Reset	Alternate Function
P90 to P97 ^{Note}	I/O	Port 9. 8-bit I/O port. Input/output can be specified in 1-bit units. When used as an input port, use of an on-chip pull-up resistor can be specified by means of software.	Input	—

Note μPD789425, 789426, 789435, and 789436 only

3.2 Non-Port Pins

Pin Name	I/O	Function	After Reset	Alternate Function
INTP0	Input	External interrupt input for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified	Input	P30/CPT90
INTP1				P31/TO50/TMI60
INTP2				P32/TO60
INTP3				P33/TO61
KR0 to KR3	Input	Key return signal detection	Input	P00 to P03
SS20	Input	Serial interface (SIO20) chip select	Input	P22
SCK20	I/O	Serial interface (SIO20) serial clock input/output	Input	P23/ASCK20
SI20	Input	SIO20 serial interface serial data input	Input	P25/RxD20
SO20	Output	SIO20 serial interface serial data output	Input	P24/TxD20
ASCK20	I/O	Asynchronous serial interface serial clock input	Input	P23/SCK20
RxD20	Input	Asynchronous serial interface serial data input	Input	P25/SI20
TxD20	Output	Asynchronous serial interface serial data output	Input	P24/SO20
TO90	Output	16-bit timer (TM90) output	Input	P26
CPT90	Input	Capture edge input	Input	P30/INTP0
TO50	Output	8-bit timer (TM50) output	Input	P31/INTP1/TMI60
TO60	Output	8-bit timer (TM60) output	Input	P32/INTP2
TO61	Output	8-bit timer (TM60) output	Input	P33/INTP3
TMI60	Input	External count clock input to 8-bit timer (TM60)	Input	P31/INTP1/TO50
ANI0 to ANI5	Input	A/D converter analog inputs	Input	P60 to P65
S0 to S4	Output	Segment signal outputs for LCD controller/driver	Output	—
S5 to S14 ^{Note}	Output	Segment signal outputs for LCD controller/driver	Output	—
COM0 to COM3	Output	Common signal outputs for LCD controller/driver	Output	—
V _{LC0} to V _{LC2}	—	LCD drive voltage	—	—
CAPH	—	Connection pin for LCD driver's capacitor	—	—
CAPL	—		—	—
X1	Input	Connecting crystal resonator for main system clock oscillation	—	—
X2	—		—	—
XT1	Input	Connecting crystal resonator for subsystem clock oscillation	—	—
XT2	—		—	—
RESET	Input	System reset input	Input	—
V _{DD}	—	Positive power supply for ports	—	—
V _{SS}	—	Ground potential	—	—
AV _{DD}	—	A/D converter analog potential	—	—
AV _{SS}	—	A/D converter ground potential	—	—
IC	—	Internally connected. Connect directly to V _{SS} .	—	—

Note μPD789445, 789446, 789455, and 789456 only

3.3 Pin I/O Circuits and Recommended Connection of Unused Pins


The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 3-1. For the input/output circuit configuration of each type, refer to **Figure 3-1**.

Table 3-1. Types of Pin Input/Output Circuits and Recommended Connection of Unused Pins

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins		
P00 to P03	8-A	I/O	Input: Independently connect to V _{DD} or V _{SS} via a resistor. Output: Leave open.		
P10, P11	5-A				
P20	8-A				
P21/BZO90					
P22/SS20					
P23/SCK20/ASCK20					
P24/SO20/TxD20					
P25/SI20/RxD20					
P26/TO90	8-A		Input: Independently connect to V _{SS} via a resistor. Output: Leave open.		
P30/INTP0/CPT90					
P31/INTP1/TO50/TMI60					
P32/INTP2/TO60					
P33/INTP3/TO61	8-A		Input: Independently connect to V _{SS} via a resistor. Output: Leave open.		
P50 to P53				13-W	Input: Independently connect to V _{DD} via a resistor. Output: Leave open.
P60/ANI0 to P65/ANI5	9-C	Input	Connect directly to V _{DD} or V _{SS} .		
P70 to P72	5-A	I/O	Input: Independently connect to V _{DD} or V _{SS} via a resistor. Output: Leave open.		
P80, P81 ^{Note 1}					
P90 and P97 ^{Note 1}					
S0 to S4	17	Output	Leave open.		
S5 to S14 ^{Note 2}					
COM0 to COM3	18	—	Input		
V _{LC0} to V _{LC2}	—	—			
CAPH, CAPL					
XT1				Input	Connect to V _{SS} .
XT2				—	Leave open.
AV _{SS}				—	Connect to V _{SS} .
AV _{DD}				—	Connect to V _{DD} .
RESET	2	Input		—	
IC	—	—	Connect directly to V _{SS} .		

- Notes** 1. μPD789425, 789426, 789435, and 789436 only
 2. μPD789445, 789446, 789455, and 789456 only


Figure 3-1. Pin Input/Output Circuits



4. MEMORY SPACE

Figure 4-1 shows the memory map.

Figure 4-1. Memory Map



Notes 1. The capacity of the LCD display RAM varies depending on the product (see following table).

Part Number	Last Address of LCD display RAM mmmmH
μPD789425, 789426, 789435, 789436	FA04H
μPD789445, 789446, 789455, 789456	FA0EH

2. The internal ROM capacity varies depending on the product (see the following table).

Part Number	Last Address of Internal ROM nnnnH
μPD789425, 789435, 789445, 789455	2FFFH
μPD789426, 789436, 789446, 789456	3FFFH

5. PERIPHERAL HARDWARE FUNCTIONS

5.1 Ports

The I/O ports are listed below.

- CMOS I/O ports: 30 (μPD789425, 789426, 789435, 789436)
: 20 (μPD789445, 789446, 789455, 789456)
- CMOS input ports: 6
- N-ch open drain I/O ports: 4

Table 5-1. Port Functions

Port Name	Pin Name	Function
Port 0	P00 to P03	I/O port. Input/output can be specified in 1-bit units. When used as an input port, use of an on-chip pull-up resistor can be specified by means of software.
Port 1	P10, 11	I/O port. Input/output can be specified in 1-bit units. When used as an input port, use of an on-chip pull-up resistor can be specified by means of software.
Port 2	P20 to P26	I/O port. Input/output can be specified in 1-bit units. When used as an input port, use of an on-chip pull-up resistor can be specified by means of software.
Port 3	P30 to P33	I/O port. Input/output can be specified in 1-bit units. When used as an input port, use of an on-chip pull-up resistor can be specified by means of software.
Port 5	P50 to P53	I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by the mask option.
Port 6	P60 to P65	Input-only port
Port 7	P70 to P72	I/O port. Input/output can be specified in 1-bit units. When used as an input port, use of an on-chip pull-up resistor can be specified by means of software.
Port 8 ^{Note}	P80, P81	I/O port. Input/output can be specified in 1-bit units. When used as an input port, use of an on-chip pull-up resistor can be specified by means of software.
Port 9 ^{Note}	P90 to P97	I/O port. Input/output can be specified in 1-bit units. When used as an input port, use of an on-chip pull-up resistor can be specified by means of software.

Note μPD789425, 789426, 789435, and 789436 only


5.2 Clock Generator

A system clock generator is incorporated.

The minimum instruction execution time can be changed.

- 0.4μs/1.6μs (@5.0 MHz operation with main system clock)
- 122μs (@32.768 kHz operation with subsystem clock)

Figure 5-1. Clock Generator Block Diagram



5.3 Timer

Five timer changed are incorporated.

- 16-bit timer 90: 1 channel
- 8-bit timer 50, 60: 2 channels
- Watch timer: 1 channel
- Watchdog timer: 1 channel

Table 5-2. Timer Operation

		16-Bit Timer 90	8-Bit timer 50	8-Bit Timer 60	Watch Timer	Watchdog Timer
Operation mode	Interval timer	–	1 channel	1 channel	1 channel	1 channel
	External event counter	–	–	1 channel	–	–
Function	Timer output	1 output	1 output	2 outputs	–	–
	Square wave output	–	1 output	1 output	–	–
	Buzzer output	1 output	–	–	–	–
	Carrier generator output	–	–	1 output	–	–
	PWM Output	–	–	1 output	–	–
	Capture input	1 input	–	–	–	–
	Interrupt request	1	1	1	1	1

Figure 5-2. Block Diagram of 16-Bit Timer 90




Figure 5-3. Timer 50 Block Diagram





Figure 5-4. Timer 60 Block Diagram



Note For details, see Figure 5-5.

Figure 5-5. Output Controller Block Diagram




Figure 5-6. Watch Timer Block Diagram





Table 5-10. Configuration of Watchdog Timer

Item	Configuration
Control registers	Watchdog timer clock selection register (WDCS) Watchdog timer mode register (WDTM)

Figure 5-7. Watchdog Timer Block Diagram




5.4 A/D Converter

The conversion resolution of the A/D converter differs depending on the product, as shown below.

- 8-bit A/D converter... μ PD789425, 789426, 789445, 789446
- 10-bit A/D converter... μ PD789435, 789436, 789455, 789456

An A/D conversion operation can only be started via a software start.

Figure 5-8. A/D Converter Block Diagram




5.5 Serial Interface 20

Serial interface 20 has the following three modes.


- Operation stop mode
- Asynchronous serial interface (UART) mode
- 3-wire serial I/O mode

Figure 5-9. Block Diagram of Serial Interface 20



Note See Figure 5-10 for the configuration of the baud rate generator.

Figure 5-10. Block Diagram of Baud Rate Generator 20



5.6 LCD Controller/Driver

The LCD controller/driver has the following functions.


- (1) Enables automatic output of segment signals and common signals by automatically reading from display data memory.
- (2) Two types of display modes can be selected:
 - 1/3 duty (1/3 bias)
 - 1/4 duty (1/3 bias)
- (3) Four frame frequency settings can be selected for each display mode.
- (4) Operation using the subsystem clock is also supported.

The number of segment outputs varies depending on the product. Table 5-3 lists the number of segment outputs for each product and the maximum number of pixels that can be displayed in each mode.

Table 5-3. Number of Segment Outputs and Maximum Number of Displayed Pixels

	Bias Method	Time Division	Common Signals Used	Maximum Segment Outputs	Maximum Number of Displayed Pixels
μPD789425, 789426, 789435, 789436	1/3	3	COM0 to COM2	5	15 (5 segments × 3 commons)
		4	COM0 to COM3		20 (5 segments × 4 commons)
μPD 789445, 789446, 789455, 789456	1/3	3	COM0 to COM2	15	45 (15 segments × 3 commons)
		4	COM0 to COM3		60 (15 segments × 4 commons)

Figure 5-11. Block Diagram of LCD Controller/Driver



Note (): When used with the μPD789445, 789446, 789455, and 789456.

6. INTERRUPT FUNCTIONS

A total of 15 interrupt sources divided into the following two types are provided.

- Non-maskable: 1
- Maskable: 14

Table 6-1. Interrupt Source List

Interrupt Type	Priority ^{Note}	Interrupt Source		Internal/ External	Vector Table Address	Basic Configuration Type	
		Name	Trigger				
Non-maskable	—	INTWDT	Watchdog timer overflow (with watchdog timer mode 1 selected)	Internal	0004H	(A)	
Maskable	0	INTWDT	Watchdog timer overflow (with interval timer mode selected)				
	1	INTP0	Pin input edge detection	External	0006H	(C)	
	2	INTP1			0008H		
	3	INTP2			000AH		
	4	INTP3			000CH		
	5	INTSR20			End of serial interface 20 UART reception		Internal
		INTCSI20	End of serial interface 20 3-wire SIO transfer reception				
	6	INTST20	End of serial interface 20 UART transmission	0012H			
	7	INTWTI	Watch timer interval timer interrupt	0014H			
	8	INTTM90	Generation of match signal of 16-bit timer 90	0016H			
	9	INTTM50	Generation of match signal of 8-bit timer/event counter 50	0018H			
	10	INTTM60	Generation of match signal of 8-bit timer/event counter 60	001AH			
	11	INTAD0	AD conversion completion signal	001CH			
	12	INTWT	Watch timer interrupt	001EH			
	13	INTKR00	Key return signal detection	External	0020H	(C)	

Note Priority is the priority order when several maskable interrupts are generated at the same time. 0 is the highest and 13 is the lowest.


Remark Two watchdog timer interrupt sources (INTWDT): a non-maskable interrupt and a maskable interrupt (internal), are available, either of which can be selected.

7. STANDBY FUNCTION

The following two standby functions are available for further reduction of system current consumption.

- HALT mode: In this mode, the CPU operation clock is stopped. The average current consumption can be reduced by intermittent operation by combining this mode with the normal operation mode.
- STOP mode: In this mode, oscillation of the main system clock is stopped. All the operations performed on the main system clock are suspended, resulting in extremely small power consumption.

Figure 7-1. Standby Function



Notes 1. Bit 4 of the sub-clock control register (CSS)

2. The current consumption can be reduced by stopping the main system clock.

When the CPU is operating on the subsystem clock, set bit 7 (MCC) of the processor clock control register (PCC) to stop the main system clock. The STOP instruction cannot be used.

Caution When the main system clock is stopped and the device is operating on the subsystem clock, wait until the oscillation stabilization time has been secured by the program before switching back to the main system clock.

8. RESET FUNCTION

The following two reset methods are available.

- (1) External reset by $\overline{\text{RESET}}$ signal input
- (2) Internal reset by watchdog timer inadvertent program loop time detection

★ 9. MASK OPTIONS

The μ PD789425, 789426, 789435, 789436, 789445, 789446, 789455, and 789456 have the following mask options.

- Mask options for P50 to P53
An on-chip pull-up resistor can be selected in bit units.
<1> Specifies use of on-chip pull-up resistor.
<2> Does not specify use of on-chip pull-up resistor.

10. OVERVIEW OF INSTRUCTION SET

This section lists the instruction set for the μPD789425, 789426, 789435, 789436, 789445, 789446, 789455, and 789456.

10.1 Conventions

10.1.1 Operand expressions and description methods

Operands are described in the “Operand” column of each instruction in accordance with the description method of the instruction operand expression (see the assembler specifications for details). When there are two or more description methods, select one of them. Uppercase letters and symbols, #, !, \$, and [] are key words and are described as they are. The meaning of each symbol is described below.

- # : Immediate data specification
- ! : Absolute address specification
- \$: Relative address specification
- [] : Indirect address specification

For immediate data, enter an appropriate numeric value or a label. When using a label, be sure to enter the #, !, \$ and [] symbols.

For operand register expressions, r and rp, either function names (X, A, C, etc.) or absolute names (names in parenthesis in the table below, R0, R1, R2, etc.) can be used for the description.

Table 10-1. Operand Expressions and Description Methods

Expression	Description Method
r rp sfr	X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7) AX (RP0), BC (RP1), DE (RP2), HL (RP3) Special function register symbol
saddr saddrp	FE20H to FF1FH: immediate data or label FE20H to FF1FH: immediate data or label (even addresses only)
addr16 addr5	0000H to FFFFH: immediate data or label (even addresses only for 16-bit data transfer instruction) 0040H to 007FH: immediate data or label (even addresses only)
word byte bit	16-bit immediate data or label 8-bit immediate data or label 3-bit immediate data or label

10.1.2 Description of “Operation” column

A:	A register; 8-bit accumulator
X:	X register
B:	B register
C:	C register
D:	D register
E:	E register
H:	H register
L:	L register
AX:	AX register pair; 16-bit accumulator
BC:	BC register pair
DE:	DE register pair
HL:	HL register pair
PC:	Program counter
SP:	Stack pointer
PSW:	Program status word
CY:	Carry flag
AC:	Auxiliary carry flag
Z:	Zero flag
IE:	Interrupt request enable flag
NMIS:	Flag indicating non-maskable interrupt servicing in progress
():	Memory contents indicated by address or register contents in parenthesis
X _H , X _L :	Higher 8 bits and lower 8 bits of 16-bit register
∧:	Logical product (AND)
∨:	Logical sum (OR)
⊕:	Exclusive logical sum (exclusive OR)
¬:	Inverted data
addr16:	16-bit immediate data or label
jdisp8:	Signed 8-bit data (displacement value)

10.1.3 Description of “Flag” column

(Blank):	Unchanged
0:	Cleared to 0
1:	Set to 1
×	Set/cleared according to the result
R:	Previously saved value is restored

10.2 List of Operations

Mnemonic	Operand	Bytes	Clocks	Operation	Flag		
					Z	AC	CY
MOV	r, #byte	3	6	$r \leftarrow \text{byte}$			
	saddr, #byte	3	6	$(\text{saddr}) \leftarrow \text{byte}$			
	sfr, #byte	3	6	$\text{sfr} \leftarrow \text{byte}$			
	A, r Note 1	2	4	$A \leftarrow r$			
	r, A Note 1	2	4	$r \leftarrow A$			
	A, saddr	2	4	$A \leftarrow (\text{saddr})$			
	saddr, A	2	4	$(\text{saddr}) \leftarrow A$			
	A, sfr	2	4	$A \leftarrow \text{sfr}$			
	sfr, A	2	4	$\text{sfr} \leftarrow A$			
	A, laddr16	3	8	$A \leftarrow (\text{addr16})$			
	laddr16, A	3	8	$(\text{addr16}) \leftarrow A$			
	PSW, #byte	3	6	$\text{PSW} \leftarrow \text{byte}$	×	×	×
	A, PSW	2	4	$A \leftarrow \text{PSW}$			
	PSW, A	2	4	$\text{PSW} \leftarrow A$	×	×	×
	A, [DE]	1	6	$A \leftarrow (\text{DE})$			
	[DE], A	1	6	$(\text{DE}) \leftarrow A$			
	A, [HL]	1	6	$A \leftarrow (\text{HL})$			
	[HL], A	1	6	$(\text{HL}) \leftarrow A$			
	A, [HL + byte]	2	6	$A \leftarrow (\text{HL} + \text{byte})$			
	[HL + byte], A	2	6	$(\text{HL} + \text{byte}) \leftarrow A$			
XCH	A, X	1	4	$A \leftrightarrow X$			
	A, r Note 2	2	6	$A \leftrightarrow r$			
	A, saddr	2	6	$A \leftrightarrow (\text{saddr})$			
	A, sfr	2	6	$A \leftrightarrow (\text{sfr})$			
	A, [DE]	1	8	$A \leftrightarrow (\text{DE})$			
	A, [HL]	1	8	$A \leftrightarrow (\text{HL})$			
	A, [HL + byte]	2	8	$A \leftrightarrow (\text{HL} + \text{byte})$			
MOVW	rp, #word	3	6	$\text{rp} \leftarrow \text{word}$			
	AX, saddrp	2	6	$\text{AX} \leftarrow (\text{saddrp})$			
	saddrp, AX	2	8	$(\text{saddrp}) \leftarrow \text{AX}$			
	AX, rp Note 3	1	4	$\text{AX} \leftarrow \text{rp}$			
	rp, AX Note 3	1	4	$\text{rp} \leftarrow \text{AX}$			
XCHW	AX, rp Note 3	1	8	$\text{AX} \leftrightarrow \text{rp}$			

- Notes**
1. Except r = A
 2. Except r = A, X
 3. Only when rp = BC, DE, HL

Remark One instruction clock cycle is one CPU clock cycle (f_{cpu}) selected via the processor clock control register (PCC).

Mnemonic	Operand	Bytes	Clocks	Operation	Flag		
					Z	AC	CY
ADD	A, #byte	2	4	$A, CY \leftarrow A + \text{byte}$	×	×	×
	saddr, #byte	3	6	$(\text{saddr}), CY \leftarrow (\text{saddr}) + \text{byte}$	×	×	×
	A, r	2	4	$A, CY \leftarrow A + r$	×	×	×
	A, saddr	2	4	$A, CY \leftarrow A + (\text{saddr})$	×	×	×
	A, !addr16	3	8	$A, CY \leftarrow A + (\text{addr16})$	×	×	×
	A, [HL]	1	6	$A, CY \leftarrow A + (\text{HL})$	×	×	×
	A, [HL + byte]	2	6	$A, CY \leftarrow A + (\text{HL} + \text{byte})$	×	×	×
ADDC	A, #byte	2	4	$A, CY \leftarrow A + \text{byte} + CY$	×	×	×
	saddr, #byte	3	6	$(\text{saddr}), CY \leftarrow (\text{saddr}) + \text{byte} + CY$	×	×	×
	A, r	2	4	$A, CY \leftarrow A + r + CY$	×	×	×
	A, saddr	2	4	$A, CY \leftarrow A + (\text{saddr}) + CY$	×	×	×
	A, !addr16	3	8	$A, CY \leftarrow A + (\text{addr16}) + CY$	×	×	×
	A, [HL]	1	6	$A, CY \leftarrow A + (\text{HL}) + CY$	×	×	×
	A, [HL + byte]	2	6	$A, CY \leftarrow A + (\text{HL} + \text{byte}) + CY$	×	×	×
SUB	A, #byte	2	4	$A, CY \leftarrow A - \text{byte}$	×	×	×
	saddr, #byte	3	6	$(\text{saddr}), CY \leftarrow (\text{saddr}) - \text{byte}$	×	×	×
	A, r	2	4	$A, CY \leftarrow A - r$	×	×	×
	A, saddr	2	4	$A, CY \leftarrow A - (\text{saddr})$	×	×	×
	A, !addr16	3	8	$A, CY \leftarrow A - (\text{addr16})$	×	×	×
	A, [HL]	1	6	$A, CY \leftarrow A - (\text{HL})$	×	×	×
	A, [HL + byte]	2	6	$A, CY \leftarrow A - (\text{HL} + \text{byte})$	×	×	×
SUBC	A, #byte	2	4	$A, CY \leftarrow A - \text{byte} - CY$	×	×	×
	saddr, #byte	3	6	$(\text{saddr}), CY \leftarrow (\text{saddr}) - \text{byte} - CY$	×	×	×
	A, r	2	4	$A, CY \leftarrow A - r - CY$	×	×	×
	A, saddr	2	4	$A, CY \leftarrow A - (\text{saddr}) - CY$	×	×	×
	A, !addr16	3	8	$A, CY \leftarrow A - (\text{addr16}) - CY$	×	×	×
	A, [HL]	1	6	$A, CY \leftarrow A - (\text{HL}) - CY$	×	×	×
	A, [HL + byte]	2	6	$A, CY \leftarrow A - (\text{HL} + \text{byte}) - CY$	×	×	×
AND	A, #byte	2	4	$A \leftarrow A \wedge \text{byte}$	×		
	saddr, #byte	3	6	$(\text{saddr}) \leftarrow (\text{saddr}) \wedge \text{byte}$	×		
	A, r	2	4	$A \leftarrow A \wedge r$	×		
	A, saddr	2	4	$A \leftarrow A \wedge (\text{saddr})$	×		
	A, !addr16	3	8	$A \leftarrow A \wedge (\text{addr16})$	×		
	A, [HL]	1	6	$A \leftarrow A \wedge (\text{HL})$	×		
	A, [HL + byte]	2	6	$A \leftarrow A \wedge (\text{HL} + \text{byte})$	×		

Remark One instruction clock cycle is one CPU clock cycle (f_{CPU}) selected via the processor clock control register (PCC).

Mnemonic	Operand	Bytes	Clocks	Operation	Flag		
					Z	AC	CY
OR	A, #byte	2	4	$A \leftarrow A \vee \text{byte}$	×		
	saddr, #byte	3	6	$(\text{saddr}) \leftarrow (\text{saddr}) \vee \text{byte}$	×		
	A, r	2	4	$A \leftarrow A \vee r$	×		
	A, saddr	2	4	$A \leftarrow A \vee (\text{saddr})$	×		
	A, laddr16	3	8	$A \leftarrow A \vee (\text{addr16})$	×		
	A, [HL]	1	6	$A \leftarrow A \vee (\text{HL})$	×		
	A, [HL + byte]	2	6	$A \leftarrow A \vee (\text{HL} + \text{byte})$	×		
XOR	A, #byte	2	4	$A \leftarrow A \nabla \text{byte}$	×		
	saddr, #byte	3	6	$(\text{saddr}) \leftarrow (\text{saddr}) \nabla \text{byte}$	×		
	A, r	2	4	$A \leftarrow A \nabla r$	×		
	A, saddr	2	4	$A \leftarrow A \nabla (\text{saddr})$	×		
	A, laddr16	3	8	$A \leftarrow A \nabla (\text{addr16})$	×		
	A, [HL]	1	6	$A \leftarrow A \nabla (\text{HL})$	×		
	A, [HL + byte]	2	6	$A \leftarrow A \nabla (\text{HL} + \text{byte})$	×		
CMP	A, #byte	2	4	$A - \text{byte}$	×	×	×
	saddr, #byte	3	6	$(\text{saddr}) - \text{byte}$	×	×	×
	A, r	2	4	$A - r$	×	×	×
	A, saddr	2	4	$A - (\text{saddr})$	×	×	×
	A, laddr16	3	8	$A - (\text{addr16})$	×	×	×
	A, [HL]	1	6	$A - (\text{HL})$	×	×	×
	A, [HL + byte]	2	6	$A - (\text{HL} + \text{byte})$	×	×	×
ADDW	AX, #word	3	6	$\text{AX}, \text{CY} \leftarrow \text{AX} + \text{word}$	×	×	×
SUBW	AX, #word	3	6	$\text{AX}, \text{CY} \leftarrow \text{AX} - \text{word}$	×	×	×
CMPW	AX, #word	3	6	$\text{AX} - \text{word}$	×	×	×
INC	r	2	4	$r \leftarrow r + 1$	×	×	
	saddr	2	4	$(\text{saddr}) \leftarrow (\text{saddr}) + 1$	×	×	
DEC	r	2	4	$r \leftarrow r - 1$	×	×	
	saddr	2	4	$(\text{saddr}) \leftarrow (\text{saddr}) - 1$	×	×	
INCW	rp	1	4	$\text{rp} \leftarrow \text{rp} + 1$			
DECW	rp	1	4	$\text{rp} \leftarrow \text{rp} - 1$			
ROR	A, 1	1	2	$(\text{CY}, \text{A}_7 \leftarrow \text{A}_0, \text{A}_{m-1} \leftarrow \text{A}_m) \times 1 \text{ time}$			×
ROL	A, 1	1	2	$(\text{CY}, \text{A}_0 \leftarrow \text{A}_7, \text{A}_{m+1} \leftarrow \text{A}_m) \times 1 \text{ time}$			×
RORC	A, 1	1	2	$(\text{CY} \leftarrow \text{A}_0, \text{A}_7 \leftarrow \text{CY}, \text{A}_{m-1} \leftarrow \text{A}_m) \times 1 \text{ time}$			×
ROLC	A, 1	1	2	$(\text{CY} \leftarrow \text{A}_7, \text{A}_0 \leftarrow \text{CY}, \text{A}_{m+1} \leftarrow \text{A}_m) \times 1 \text{ time}$			×

Remark One instruction clock cycle is one CPU clock cycle (f_{CPU}) selected via the processor clock control register (PCC).

Mnemonic	Operand	Bytes	Clocks	Operation	Flag		
					Z	AC	CY
SET1	saddr. bit	3	6	(saddr. bit) ← 1			
	sfr. bit	3	6	sfr. bit ← 1			
	A. bit	2	4	A. bit ← 1			
	PSW. bit	3	6	PSW. bit ← 1	×	×	×
	[HL]. bit	2	10	(HL). bit ← 1			
CLR1	saddr. bit	3	6	(saddr. bit) ← 0			
	sfr. bit	3	6	sfr. bit ← 0			
	A. bit	2	4	A. bit ← 0			
	PSW. bit	3	6	PSW. bit ← 0	×	×	×
	[HL]. bit	2	10	(HL). bit ← 0			
SET1	CY	1	2	CY ← 1			1
CLR1	CY	1	2	CY ← 0			0
NOT1	CY	1	2	CY ← $\overline{\text{CY}}$			×
CALL	!addr16	3	6	(SP - 1) ← (PC + 3) _H , (SP - 2) ← (PC + 3) _L , PC ← addr16, SP ← SP - 2			
CALLT	[addr5]	1	8	(SP - 1) ← (PC + 1) _H , (SP - 2) ← (PC + 1) _L , PC _H ← (00000000, addr5 + 1), PC _L ← (00000000, addr5), SP ← SP - 2			
RET		1	6	PC _H ← (SP + 1), PC _L ← (SP), SP ← SP + 2			
RETI		1	8	PC _H ← (SP + 1), PC _L ← (SP), PSW ← (SP + 2), SP ← SP + 3, NMIS ← 0	R	R	R
PUSH	PSW	1	2	(SP - 1) ← PSW, SP ← SP - 1			
	rp	1	4	(SP - 1) ← rp _H , (SP - 2) ← rp _L , SP ← SP - 2			
POP	PSW	1	4	PSW ← (SP), SP ← SP + 1	R	R	R
	rp	1	6	rp _H ← (SP + 1), rp _L ← (SP), SP ← SP + 2			
MOVW	SP, AX	2	8	SP ← AX			
	AX, SP	2	6	AX ← SP			
BR	!addr16	3	6	PC ← addr16			
	\$addr16	2	6	PC ← PC + 2 + jdisp8			
	AX	1	6	PC _H ← A, PC _L ← X			

Remark One instruction clock cycle is one CPU clock cycle (f_{CPU}) selected via the processor clock control register (PCC).

Mnemonic	Operand	Bytes	Clocks	Operation	Flag		
					Z	AC	CY
BC	\$addr16	2	6	PC ← PC + 2 + jdisp8 if CY = 1			
BNC	\$addr16	2	6	PC ← PC + 2 + jdisp8 if CY = 0			
BZ	\$addr16	2	6	PC ← PC + 2 + jdisp8 if Z = 1			
BNZ	\$addr16	2	6	PC ← PC + 2 + jdisp8 if Z = 0			
BT	saddr. bit, \$addr16	4	10	PC ← PC + 4 + jdisp8 if (saddr. bit) = 1			
	sfr. bit, \$addr16	4	10	PC ← PC + 4 + jdisp8 if sfr. bit = 1			
	A. bit, \$addr16	3	8	PC ← PC + 3 + jdisp8 if A. bit = 1			
	PSW. bit, \$addr16	4	10	PC ← PC + 4 + jdisp8 if PSW. bit = 1			
BF	saddr. bit, \$addr16	4	10	PC ← PC + 4 + jdisp8 if (saddr. bit) = 0			
	sfr. bit, \$addr16	4	10	PC ← PC + 4 + jdisp8 if sfr. bit = 0			
	A. bit, \$addr16	3	8	PC ← PC + 3 + jdisp8 if A. bit = 0			
	PSW. bit, \$addr16	4	10	PC ← PC + 4 + jdisp8 if PSW. bit = 0			
DBNZ	B, \$addr16	2	6	B ← B - 1, then PC ← PC + 2 + jdisp8 if B ≠ 0			
	C, \$addr16	2	6	C ← C - 1, then PC ← PC + 2 + jdisp8 if C ≠ 0			
	saddr, \$addr16	3	8	(saddr) ← (saddr) - 1, then PC ← PC + 3 + jdisp8 if (saddr) ≠ 0			
NOP		1	2	No Operation			
EI		3	6	IE ← 1 (Enable Interrupt)			
DI		3	6	IE ← 0 (Disable Interrupt)			
HALT		1	2	Set HALT Mode			
STOP		1	2	Set STOP Mode			

Remark One instruction clock cycle is one CPU clock cycle (f_{CPU}) selected via the processor clock control register (PCC).

11. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T_A = 25°C)





Parameter	Symbol	Conditions	Ratings	Unit	
★ Power supply voltage	V _{DD}	V _{DD} = AV _{DD}	-0.3 to +6.5	V	
	AV _{DD}				
Input voltage	V _{I1}	P00 to P03, P10, P11, P20 to P26, P30 to P33, P60 to P65, P70 to P72, P80 ^{Note 1} , P81 ^{Note 1} , P90 to P97 ^{Note 1} , X1, X2, XT1, XT2, RESET	-0.3 to V _{DD} + 0.3 ^{Note 2}	V	
	V _{I2}	P50 to P53	N-ch open drain	-0.3 to +13	V
			On-chip pull-up resistor	-0.3 to V _{DD} + 0.3 ^{Note 2}	V
Output voltage	V _O		-0.3 to V _{DD} + 0.3 ^{Note 2}	V	
Output current, high	I _{OH}	Per pin	-10	mA	
		Total for all pins	-30	mA	
Output current, low	I _{OL}	Per pin	30	mA	
		Total for all pins	160	mA	
Operating ambient temperature	T _A		-40 to +85	°C	
Storage temperature	T _{stg}		-65 to +150	°C	

- Notes**
1. For μPD789425, 789426, 789435, and 789436
 2. 6.5 V or less

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins.

Main System Clock Oscillator Characteristics (T_A = -40 to +85°C, V_{DD} = 1.8 to 5.5 V)

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator		Oscillation frequency (f _x) ^{Note 1}		1.0		5.0	MHz
		Oscillation stabilization time ^{Note 2}	After V _{DD} reaches oscillation voltage range MIN.			4	ms
Crystal resonator		Oscillation frequency(f _x) ^{Note 1}		1.0		5.0	MHz
		Oscillation stabilization time ^{Note 2}	V _{DD} = 4.5 to 5.5 V			10	ms
External clock		X1 input frequency (f _x) ^{Note 1}		1.0		5.0	MHz
		X1 input high-/low-level width (t _{xH} , t _{xL})		85		500	ns
		X1 input frequency (f _x) ^{Note 1}	V _{DD} = 2.7 to 5.5 V	1.0		5.0	MHz
		X1 input high-/low-level width (t _{xH} , t _{xL})	V _{DD} = 2.7 to 5.5 V	85		500	ns

- ★
- Notes**
1. Indicates only oscillator characteristics. Refer to **AC Characteristics** for instruction execution time.
 2. Time required to stabilize oscillation after reset or STOP mode release.

Cautions



1. When using the main system clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as V_{SS}.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.

2. When the main system clock is stopped and the device is operating on the subsystem clock, wait until the oscillation stabilization time has been secured by the program before switching back to the main system clock.

Remark For the resonator selection and oscillator constant, customers are required to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

Subsystem Clock Oscillator Characteristics (T_A = -40 to +85°C, V_{DD} = 1.8 to 5.5 V)

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator		Oscillation frequency (f _{XT}) ^{Note 1}		32	32.768	35	kHz
		Oscillation stabilization time ^{Note 2}	V _{DD} = 4.5 to 5.5 V		1.2	2	s
External clock		XT1 input frequency (f _{XT}) ^{Note 1}		32		35	kHz
		XT1 input high-/low-level width (t _{XTH} , t _{XTL})		14.3		15.6	μs

- Notes**
1. Indicates only oscillator characteristics. Refer to **AC Characteristics** for instruction execution time.
 2. Time required to stabilize oscillation after V_{DD} reaches oscillation voltage range MIN.

Cautions 1. When using the subsystem clock oscillator, wire as follows in the area enclosed by the broken lines in the above figure to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as V_{SS}.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.

2. The subsystem clock oscillator is designed as a low-amplitude circuit for reducing current consumption, and is more prone to malfunction due to noise than the main system clock oscillator. Particular care is therefore required with the wiring method when the subsystem clock is used.

Remark For the resonator selection and oscillator constant, customers are required to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

DC Characteristics (T_A = -40 to +85°C, V_{DD} = 1.8 to 5.5 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit	
Output current, low	I _{OL}	Per pin				10	mA	
		All pins				80	mA	
Output current, high	I _{OH}	Per pin				-1	mA	
		All pins				-15	mA	
Input voltage, high	V _{IH1}	P10, P11, P60 to P65, P70 to P72, P80 ^{Note} , P81 ^{Note} , P90 to P97 ^{Note}		V _{DD} = 2.7 to 5.5 V	0.7V _{DD}	V _{DD}	V	
					0.9V _{DD}	V _{DD}	V	
	V _{IH2}	P50 to P53	N-ch open drain	V _{DD} = 2.7 to 5.5 V	0.7V _{DD}	12	V	
					0.9V _{DD}	12	V	
	V _{IH3}	RESET, P00 to P03, P20 to P26, P30 to P33		V _{DD} = 2.7 to 5.5 V	0.8V _{DD}	V _{DD}	V	
					0.9V _{DD}	V _{DD}	V	
	V _{IH4}	X1, X2, XT1, XT2		V _{DD} = 4.5 to 5.5 V	V _{DD} - 0.5	V _{DD}	V	
					V _{DD} - 0.1	V _{DD}	V	
	Input voltage, low	V _{IL1}	P10, P11, P60 to P65, P70 to P72, P80 ^{Note} , P81 ^{Note} , P90 to P97 ^{Note}		V _{DD} = 2.7 to 5.5 V	0	0.3V _{DD}	V
						0	0.1V _{DD}	V
V _{IL2}		P50 to P53		V _{DD} = 2.7 to 5.5 V	0	0.3V _{DD}	V	
					0	0.1V _{DD}	V	
V _{IL3}		RESET, P00 to P03, P20 to P26, P30 to P33		V _{DD} = 2.7 to 5.5 V	0	0.2V _{DD}	V	
					0	0.1V _{DD}	V	
V _{IL4}		X1, X2, XT1, XT2		V _{DD} = 4.5 to 5.5 V	0	0.4	V	
					0	0.1	V	
Output voltage, high	V _{OH}	V _{DD} = 4.5 to 5.5 V, I _{OH} = -1 mA		V _{DD} - 1.0			V	
		V _{DD} = 1.8 to 5.5 V, I _{OH} = -100 μA		V _{DD} - 0.5			V	
Output voltage, low	V _{OL1}	P00 to P03, P10, P11, P20 to P26, P30 to P33, P60 to P65, P70 to P72, P80 ^{Note} , P81 ^{Note} , P90 to P97 ^{Note} , X1, X2, XT1, XT2		4.5 ≤ V _{DD} ≤ 5.5 V, I _{OL} = 10 mA		1.0	V	
				1.8 ≤ V _{DD} < 4.5 V, I _{OL} = 400 μA		0.5	V	
	V _{OL2}	P50 to P53		4.5 ≤ V _{DD} < 5.5 V, I _{OL} = 10 mA		1.0	V	
				1.8 ≤ V _{DD} < 4.5 V, I _{OL} = 1.6 mA		0.4	V	

Note μPD789425, 789426, 789435, and 789436 only

Remark Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins.

DC Characteristics (T_A = -40 to +85°C, V_{DD} = 1.8 to 5.5 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input leakage current, high	I _{LIH1}	V _I = V _{DD}	P00 to P03, P10, P11, P20 to P26, P30 to P33, P60 to P65, P70 to P72, P80 ^{Note 1} , P81 ^{Note 1} , P90 to P97 ^{Note 1} , RESET			3	μA
	I _{LIH2}		X1, X2, XT1, XT2			20	μA
	I _{LIH3}	V _I = 12 V	P50 to P53 (N-ch open drain)			20	μA
Input leakage current, low	I _{LIL1}	V _I = 0 V	P00 to P03, P10, P11, P20 to P26, P30 to P33, P60 to P65, P70 to P72, P80 ^{Note 1} , P81 ^{Note 1} , P90 to P97 ^{Note 1} , RESET			-3	μA
	I _{LIL2}		X1, X2, XT1, XT2			-20	μA
	I _{LIL3}		P50 to P53 (N-ch open drain)			-3 ^{Note 2}	μA
Output leakage current, high	I _{LOH}	V _O = V _{DD}				3	μA
Output leakage current, low	I _{LOL}	V _O = 0 V				-3	μA
Software pull-up resistor	R ₁	V _I = 0 V	P00 to P03, P10, P11, P20 to P26, P30 to P33, P70 to P72, P80 ^{Note 1} , P81 ^{Note 1} , P90 to P97 ^{Note 1}	50	100	200	kΩ
Mask option pull-up resistor	R ₂	V _I = 0 V	P50 to P53	10	30	60	kΩ

Notes 1. μPD789425, 789426, 789435, and 789436 only

2. If there is no on-chip pull-up resistor for P50 to P53 (specified by the mask option), if P50 to P53 have been set to input mode when a read instruction is executed to read from P50 to P53, a low-level input leakage current of up to -30 μA flows during only one cycle. At all other times, the maximum leakage current is -3 μA.

Remark Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins.

★ DC Characteristics (T_A = -40 to +85°C, V_{DD} = 1.8 to 5.5 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit	
Power supply current ^{Note 1}	I _{DD1}	5.0 MHz crystal oscillation operation mode (C1 = C2 = 22 pF)	V _{DD} = 5.0 V ±10% ^{Note 2}		1.8	2.9	mA	
			V _{DD} = 3.0 V ±10% ^{Note 3}		0.36	0.9	mA	
			V _{DD} = 2.0 V ±10% ^{Note 3}		0.16	0.45	mA	
	I _{DD2}	5.0 MHz crystal oscillation HALT mode (C1 = C2 = 22 pF)	V _{DD} = 5.0 V ±10% ^{Note 2}		0.96	1.92	mA	
			V _{DD} = 3.0 V ±10% ^{Note 3}		0.26	0.76	mA	
			V _{DD} = 2.0 V ±10% ^{Note 3}		0.1	0.34	mA	
	I _{DD3}	32.768 kHz crystal oscillation operation mode ^{Note 4} (C3 = C4 = 22 pF, R1 = 220kΩ)	V _{DD} = 5.0 V ±10%		30	65	μA	
			V _{DD} = 3.0 V ±10%		9	30	μA	
			V _{DD} = 2.0 V ±10%		4	14.5	μA	
	I _{DD4}	32.768 kHz crystal oscillation HALT mode ^{Note 4}	LCD not operating	V _{DD} = 5.0 V ±10%		25	55	μA
				V _{DD} = 3.0 V ±10%		7	25	μA
				V _{DD} = 2.0 V ±10%		4	12.5	μA
		LCD operating ^{Note 5}	V _{DD} = 5.0 V ±10%		28	64	μA	
			V _{DD} = 3.0 V ±10%		9.6	32.8	μA	
			V _{DD} = 2.0 V ±10%		6	18.5	μA	
I _{DD5}	STOP mode ^{Note 6}	V _{DD} = 5.0 V ±10%		0.1	10	μA		
		V _{DD} = 3.0 V ±10%		0.05	5	μA		
		V _{DD} = 2.0 V ±10%		0.05	3	μA		
I _{DD6}	5.0 MHz crystal oscillation A/D operating mode ^{Note 7} (C1 = C2 = 22 pF)	V _{DD} = 5.0 V ±10% ^{Note 2}		2.7	4.7	mA		
		V _{DD} = 3.0 V ±10% ^{Note 3}		0.9	1.9	mA		
		V _{DD} = 2.0 V ±10% ^{Note 3}		0.6	1.25	mA		

- Notes**
1. The port current (including the current that flows to the on-chip pull-up resistor) is not included.
 2. High-speed mode operation (when the processor clock control register (PCC) is set to 00H)
 3. Low-speed mode operation (when PCC is set to 02H)
 4. When the main system clock is stopped
 5. This is the current when the LCD controller/driver is operating (LCDON0 = 1, VAON0 = 1, LIPS0 = 1). The power supply current when the LCD is not operating (LCDON0 = 0, VAON0 = 1, LIPS0 = 0) is included in I_{DD2} (HALT mode).
 6. When the LCD voltage amplifier is stopped (LCDON0 = 0, VAON0 = 0)
 7. This is the total current that flows to V_{DD} and AV_{DD}.


Remark Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins.

AC Characteristics

(1) Basic operation (T_A = -40 to +85°C, V_{DD} = 1.8 to 5.5 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Cycle time (minimum instruction execution time)	T _{CY}	Operating with main system clock	V _{DD} = 2.7 to 5.5 V	0.4		8.0	μs
				1.6		8.0	μs
		Operating with subsystem clock	114	122	125	μs	
Capture input high-/low-level width	t _{CPTH} , t _{CPTL}	CPT90	10			μs	
TMI60 input frequency	f _{MI}	V _{DD} = 2.7 to 5.5 V	0		4	MHz	
			0		275	kHz	
★ TMI60 input high-/low-level width	t _{TIMH} , t _{TIML}	V _{DD} = 2.7 to 5.5 V	0.1			μs	
			1.8			μs	
Interrupt input high-/low-level width	t _{INTH} , t _{INTL}	INTP0 to INTP3	10			μs	
Key return input low-level width	t _{KRL}	KR0 to KR3	10			μs	
RESET low-level width	t _{RSL}		10			μs	

T_{CY} vs. V_{DD} (main system clock)



(2) Serial interface 20 (SIO20) (T_A = -40 to +85°C, V_{DD} = 1.8 to 5.5 V)

(a) 3-wire serial I/O mode (internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK20 cycle time	t _{KCY1}	V _{DD} = 2.7 to 5.5 V	800			ns
			3200			ns
SCK20 high-/low-level width	t _{KH1} , t _{KL1}	V _{DD} = 2.7 to 5.5 V	t _{KCY1} /2-50			ns
			t _{KCY1} /2-150			ns
SI20 setup time (to SCK20↑)	t _{SIK1}	V _{DD} = 2.7 to 5.5 V	150			ns
			500			ns
SI20 hold time (from SCK20↑)	t _{SI1}	V _{DD} = 2.7 to 5.5 V	400			ns
			600			ns
SO20 output delay time from SCK20↓	t _{SO1}	R = 1 kΩ, C = 100 pF ^{Note}	V _{DD} = 2.7 to 5.5 V		250	ns
				0	1000	ns

Note R and C are the load resistance and load capacitance of the SO20 output line.

(b) 3-wire serial I/O mode (external clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK20 cycle time	t _{KCY2}	V _{DD} = 2.7 to 5.5 V	800			ns
			3200			ns
SCK20 high-/low-level width	t _{KH2} , t _{KL2}	V _{DD} = 2.7 to 5.5 V	400			ns
			1600			ns
SI20 setup time (to SCK20↑)	t _{SIK2}	V _{DD} = 2.7 to 5.5 V	100			ns
			150			ns
SI20 hold time (from SCK20↑)	t _{SI2}	V _{DD} = 2.7 to 5.5 V	400			ns
			600			ns
SO20 output delay time from SCK20↓	t _{SO2}	R = 1 kΩ, C = 100 pF ^{Note}	V _{DD} = 2.7 to 5.5 V		300	ns
				0	1000	ns
SO20 setup time (with SS20, to SCK20↓)	t _{KAS2}	V _{DD} = 2.7 to 5.5 V			120	ns
					400	ns
SO20 disable time (with SS20, from SCK20↑)	t _{KDS2}	V _{DD} = 2.7 to 5.5 V			240	ns
					800	ns

Note R and C are the load resistance and load capacitance of the SO20 output line.


(c) UART mode (dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		V _{DD} = 2.7 to 5.5 V			78125	bps
					19531	bps


(d) UART mode (external clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
★ ASCK20 cycle time	t _{KCY3}	V _{DD} = 2.7 to 5.5 V	800			ns
			3200			ns
★ ASCK20 high-/low-level width	t _{KH3} , t _{KL3}	V _{DD} = 2.7 to 5.5 V	400			ns
			1600			ns
Transfer rate		V _{DD} = 2.7 to 5.5 V			39063	bps
					9766	bps
ASCK20 rise/fall time	t _R , t _F				1	μs


AC Timing Measurement Points (excluding X1 and XT1 inputs)




Clock Timing




Capture Input Timing




TMI Timing




Interrupt Input Timing



Key Return Input Timing




RESET Input Timing




Serial Transfer Timing

3-wire serial I/O mode:




Remark $m = 1, 2$

3-wire serial I/O mode (when using SS20):



UART mode (external clock input):



8-Bit A/D Converter Characteristics (μPD789425, 789426, 789445, 789446)

(T_A = -40 to +85°C, 1.8 V ≤ AV_{DD} = V_{DD} ≤ 5.5 V, AV_{SS} = V_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			8	8	8	bit
Overall error ^{Note}		AV _{DD} = 2.7 to 5.5 V			±0.6	%FSR
					±1.2	%FSR
Conversion time	t _{CONV}	AV _{DD} = 2.7 to 5.5 V	14		100	μs
			28		100	μs
Analog input voltage	V _{IAN}		0		AV _{DD}	V

Note Excludes quantization error (±0.2%)

Remark FSR: Full scale range

10-Bit A/D Converter Characteristics (μPD789435, 789436, 789455, 789456)

(T_A = -40 to +85°C, 1.8 V ≤ AV_{DD} = V_{DD} ≤ 5.5 V, AV_{SS} = V_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Overall error ^{Note}		4.5 V ≤ AV _{DD} ≤ 5.5 V		±0.2	±0.4	%FSR
		2.7 V ≤ AV _{DD} < 4.5 V		±0.4	±0.6	%FSR
		1.8 V ≤ AV _{DD} < 2.7 V		±0.8	±1.2	%FSR
Conversion time	t _{CONV}	4.5 V ≤ AV _{DD} ≤ 5.5 V	14		100	μs
		2.7 V ≤ AV _{DD} < 4.5 V	19		100	μs
		1.8 V ≤ AV _{DD} < 2.7 V	28		100	μs
Zero-scale error ^{Note}	AINL	4.5 V ≤ AV _{DD} ≤ 5.5 V			±0.4	%FSR
		2.7 V ≤ AV _{DD} < 4.5 V			±0.6	%FSR
		1.8 V ≤ AV _{DD} < 2.7 V			±1.2	%FSR
Full-scale error ^{Note}	AINL	4.5 V ≤ AV _{DD} ≤ 5.5 V			±0.4	%FSR
		2.7 V ≤ AV _{DD} < 4.5 V			±0.6	%FSR
		1.8 V ≤ AV _{DD} < 2.7 V			±1.2	%FSR
Non-integral linearity ^{Note}	INL	4.5 V ≤ AV _{DD} ≤ 5.5 V			±2.5	LSB
		2.7 V ≤ AV _{DD} < 4.5 V			±4.5	LSB
		1.8 V ≤ AV _{DD} < 2.7 V			±8.5	LSB
Non-differential linearity ^{Note}	DNL	4.5 V ≤ AV _{DD} ≤ 5.5 V			±1.5	LSB
		2.7 V ≤ AV _{DD} < 4.5 V			±2.0	LSB
		1.8 V ≤ AV _{DD} < 2.7 V			±3.5	LSB
Analog input voltage	V _{IAN}		0		AV _{DD}	V

Note Excludes quantization error (±0.05%)

Remark FSR: Full scale range

★ LCD Characteristics (T_A = -40 to +85°C, V_{DD} = 1.8 to 5.5 V)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit		
LCD output voltage variation range	V _{LCD2}	C1 to C4 ^{Note 1} = 0.47 μF	GAIN = 1	0.84	1.0	1.165	V	
			GAIN = 0	1.26	1.5	1.74	V	
Doubler output	V _{LCD1}	C1 to C4 ^{Note 1} = 0.47 μF	2V _{LCD2} - 0.1	2.0V _{LCD2}	2.0V _{LCD2}	V		
Tripler output	V _{LCD0}	C1 to C4 ^{Note 1} = 0.47 μF	3V _{LCD2} - 0.15	3.0V _{LCD2}	3.0V _{LCD2}	V		
Voltage amplification wait time ^{Note 2}	t _{VAWAIT}	GAIN = 0		0.5			s	
			GAIN = 1	5.0 ≤ V _{DD} ≤ 5.5 V	2.0			s
				4.5 ≤ V _{DD} < 5.0 V	1.0			s
				1.8 ≤ V _{DD} < 4.5 V	0.5			s
LCD output voltage differential ^{Note 3} (common)	V _{ODC}	I _o = ±5 μA	0		±0.2	V		
LCD output voltage differential ^{Note 3} (segment)	V _{ODS}	I _o = ±1 μA	0		±0.2	V		

- Notes**
- This is a capacitor that is connected between voltage pins used to drive the LCD.
 C1: A capacitor connected between CAPH and CAPL
 C2: A capacitor connected between V_{LC0} and V_{SS}
 C3: A capacitor connected between V_{LC1} and V_{SS}
 C4: A capacitor connected between V_{LC2} and V_{SS}
 - This is the wait time from when voltage amplification is started (VAON0 = 1) until display is enabled (LCDON0 = 0).
 - The voltage differential is the difference between the segment and common signal output's actual and ideal output voltages.


Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (T_A = -40 to +85°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention power supply voltage	V _{DDDR}		1.8		5.5	V
Release signal set time	t _{SREL}		0			μs

Data Retention Timing (STOP Mode Release by $\overline{\text{RESET}}$)



Data Retention Timing (Standby Release Signal: STOP Mode Release by Interrupt Request Signal)



Oscillation Stabilization Wait Time ($T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 1.8$ to 5.5 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Oscillation stabilization wait time ^{Note 1}	t _{WAIT}	Release by $\overline{\text{RESET}}$		$2^{15}/f_x$		s
		Release by interrupt		Note 2		s


- Notes**
1. Use a resonator whose oscillation stabilizes within the oscillation stabilization wait time.
 2. Selection of $2^{12}/f_x$, $2^{15}/f_x$, or $2^{17}/f_x$ is possible with bits 0 to 2 (OSTS0 to OSTS2) of the oscillation stabilization time selection register (OSTS).

Remark fx: Main system clock oscillation frequency

★ 12. CHARACTERISTICS CURVES OF LCD CONTROLLER/DRIVER (REFERENCE VALUES)



(1) Characteristics curves of voltage amplification stabilization time

The following shows the characteristics curves of the time from the start of voltage amplification (VAON0 = 1) and the changes in the LCD output voltage (when GAIN is set as 1 (using the 3 V display panel)).





(2) Temperature characteristics of LCD output voltage

The following shows the temperature characteristics curves of LCD output voltage.



13. PACKAGE DRAWINGS

64-PIN PLASTIC TQFP (12x12)



ITEM	MILLIMETERS
A	14.0±0.2
B	12.0±0.2
C	12.0±0.2
D	14.0±0.2
F	1.125
G	1.125
H	0.32 ^{+0.06} _{-0.10}
I	0.13
J	0.65 (T.P.)
K	1.0±0.2
L	0.5
M	0.17 ^{+0.03} _{-0.07}
N	0.10
P	1.0
Q	0.1±0.05
R	3 [°] ₋₃ ⁴
S	1.1±0.1
T	0.25
U	0.6±0.15

P64GK-65-9ET-2

NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

★ 14. RECOMMENDED SOLDERING CONDITIONS

The μPD789425, 789426, 789435, 789436, 789445, 789446, 789455, and 789456 should be soldered and mounted under the following recommended conditions.

For details of the recommended soldering conditions, refer to the document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, contact your NEC sales representative.

Table 14-1. Surface Mounting Type Soldering Conditions

- μPD789425GK-xxx-9ET: 64-pin plastic TQFP (12 × 12)
- μPD789426GK-xxx-9ET: 64-pin plastic TQFP (12 × 12)
- μPD789435GK-xxx-9ET: 64-pin plastic TQFP (12 × 12)
- μPD789436GK-xxx-9ET: 64-pin plastic TQFP (12 × 12)
- μPD789445GK-xxx-9ET: 64-pin plastic TQFP (12 × 12)
- μPD789446GK-xxx-9ET: 64-pin plastic TQFP (12 × 12)
- μPD789455GK-xxx-9ET: 64-pin plastic TQFP (12 × 12)
- μPD789456GK-xxx-9ET: 64-pin plastic TQFP (12 × 12)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Interface reflow	Package peak temperature: 235°C, Time:30 seconds max. (at 210°C or higher), Count: Two times or less, Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 10 hours)	IR35-107-2
VPS	Package peak temperature: 215°C, Time:40 seconds max. (at 200°C or higher), Count: Two times or less, Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 10 hours)	VP15-107-2
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)	–

Note After opening the dry peak, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

APPENDIX A. DEVELOPMENT TOOLS

The following development tools are available for system development using the μPD789425, 789426, 789435, 789436, 789445, 789446, 789455, and 789456.

Language Processing Software

RA78K0S ^{Notes 1, 2, 3}	Assembler package common to 78K/0S Series
CC78K0S ^{Notes 1, 2, 3}	C compiler package common to 78K/0S Series
DF789456 ^{Notes 1, 2, 3}	Device file for μPD789426, 789436, 789446, 789456 Subseries
CC78K0S-L ^{Notes 1, 2, 3}	C compiler library source file common to 78K/0S Series

Flash Memory Writing Tools

Flashpro III (Part No. FL-PR3 ^{Note 4} , PG-FP3)	Flash programmer dedicated to on-chip flash memory microcontroller
FA-64GK ^{Note 4}	Flash memory writing adapter for 64-pin plastic TQFP (GK-9ET type)

Debugging Tools

IE-78K0S-NS In-circuit emulator	This is an in-circuit emulator for debugging the hardware and software of an application system using the 78K/0S Series. It supports the integrated debugger (ID78K0S-NS). It is used with an AC adapter, emulation probe, and interface adapter for connecting the host machine.
IE-70000-MC-PS-B AC adapter	This is the adapter for supplying power from an AC-100 to 240 V outlet.
IE-70000-98-IF-C Interface adapter	This adapter is needed when a PC-9800 series PC (except notebook type) is used as the host machine for an IE-78K0S-NS (supports C bus).
IE-70000-CD-IF-A PC card interface	This PC card and interface cable are needed when a PC-9800 series notebook-type PC is used as the host machine for an IE-78K0S-NS (supports PCMCIA socket).
IE-70000-PC-IF-C Interface adapter	This adapter is needed when an IBM PC/AT™ or compatible PC is used as the host machine for an IE-78K0S-NS (supports ISA bus).
★ IE-70000-PCI-IF-A Interface adapter	This adapter is needed when a PC that includes a PCI bus is used as the host machine for an IE-78K0S-NS.
★ IE-789436-NS-EM1 Emulation board	This is an emulation board for emulating the peripheral hardware inherent to μPD789426, 789436 Subseries devices. It is used with an in-circuit emulator.
★ IE-789456-NS-EM1 Emulation board	This is an emulation board for emulating the peripheral hardware inherent to μPD789446, 789456 Subseries devices. It is used with an in-circuit emulator.
★ NP-64GK ^{Note 4} Emulator probe	This is a cable that is used to connect an in-circuit emulator to the target system. It is for a 64-pin plastic TQFP (GK-9ET type).
SM78K0S ^{Notes 1, 2}	System simulator common to 78K/0S Series
ID78K0S-NS ^{Notes 1, 2}	Integrated debugger common to 78K/0S Series
DF789456 ^{Notes 1, 2}	Device file for μPD789426, 789436, 789446, 789456 Subseries

Real-Time OS

MX78K0S ^{Notes 1, 2}	OS for 78K/0S Series
-------------------------------	----------------------

- Notes**
1. Based on PC-9800 Series (Japanese Windows™)
 2. Based on IBM PC/AT compatibles (Japanese/English Windows)
 3. Based on HP9000 Series 700™ (HP-UX™), SPARCstation™ (SunOS™, Solaris™), or NEWS™ (NEWS-OS™)
 4. This product is manufactured by Naito Densetsu Machida Mfg. Co., Ltd. (TEL +81-44-822-3813).

Remark The RA78K0S, CC78K0S, and SM78K0S are used in combination with the DF789456.

APPENDIX B. RELATED DOCUMENTS

Documents Related to Devices

Document Name	Document No.
μPD789425, 789426, 789435, 789436, 789445, 789446, 789455, 789456 Data Sheet	This document
μPD78F9436, 78F9456 Data Sheet	To be prepared
μPD789426, 789436, 789446, 789456 Subseries User's Manual	U15075E
78K/0S Series User's Manual Instructions	U11047E

Documents Related to Development Tools (User's Manuals)

Document Name	Document No.	
RA78K0S Assembler Package	Operation	U11622E
	Language	U11599E
	Structured Assembly Language	U11623E
CC78K0S C Compiler	Operation	U11816E
	Language	U11817E
SM78K0S, SM78K0, System Simulator Ver.2.10 or later Windows Based	Operation	U14611E
SM78K Series System Simulator Ver 2.10 or Later	External Part User Open Interface Specifications	U15006E
ID78K0-NS, ID78K0S-NS Integrated Debugger Ver.2.20 or later Windows Based	Operation	U14910E
IE-78K0S-NS In-circuit Emulator		U13549E
IE-789436-NS-EM1 Emulation Board		To be prepared
IE-789456-NS-EM1 Emulation Board		To be prepared

Documents Related to Embedded Software (User's Manuals)

Document Name	Document No.	
78K/0S Series OS MX78K0S	Fundamental	U12938E

Other Related Documents

Document Name	Document No.
SEMICONDUCTOR SELECTION GUIDE Products & Packages (CD-ROM)	X13769X
Semiconductor Device Mounting Technology Manual	C10535E
Quality Grades on NEC Semiconductor Devices	C11531E
NEC Semiconductor Device Reliability/Quality Control System	C10983E
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

[MEMO]

NOTES FOR CMOS DEVICES

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

EEPROM is a trademark of NEC Corporation.

Windows is either a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries.

PC/AT is a trademark of International Business Machines Corporation.

HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

Solaris and SunOS are trademarks of Sun Microsystems, Inc.

NEWS and NEWS-OS are trademarks of Sony Corporation.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)
 Santa Clara, California
 Tel: 408-588-6000
 800-366-9782
 Fax: 408-588-6130
 800-729-9288

NEC Electronics (Germany) GmbH
 Duesseldorf, Germany
 Tel: 0211-65 03 02
 Fax: 0211-65 03 490

NEC Electronics (UK) Ltd.
 Milton Keynes, UK
 Tel: 01908-691-133
 Fax: 01908-670-290

NEC Electronics Italiana s.r.l.
 Milano, Italy
 Tel: 02-66 75 41
 Fax: 02-66 75 42 99

NEC Electronics (Germany) GmbH
 Benelux Office
 Eindhoven, The Netherlands
 Tel: 040-2445845
 Fax: 040-2444580

NEC Electronics (France) S.A.
 Velizy-Villacoublay, France
 Tel: 01-3067-5800
 Fax: 01-3067-5899

NEC Electronics (France) S.A.
 Madrid Office
 Madrid, Spain
 Tel: 091-504-2787
 Fax: 091-504-2860

NEC Electronics (Germany) GmbH
 Scandinavia Office
 Taeby, Sweden
 Tel: 08-63 80 820
 Fax: 08-63 80 388

NEC Electronics Hong Kong Ltd.
 Hong Kong
 Tel: 2886-9318
 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.
 Seoul Branch
 Seoul, Korea
 Tel: 02-528-0303
 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd.
 Novena Square, Singapore
 Tel: 253-8311
 Fax: 250-3583

NEC Electronics Taiwan Ltd.
 Taipei, Taiwan
 Tel: 02-2719-2377
 Fax: 02-2719-5951

NEC do Brasil S.A.
 Electron Devices Division
 Guarulhos-SP, Brasil
 Tel: 11-6462-6810
 Fax: 11-6462-6829

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

• **The information in this document is current as of December, 2000. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.**

• No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.

• NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.

• Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.

• While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.

• NEC semiconductor products are classified into the following three quality grades:

"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.

"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.

(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).