DATA SHEET



MOS INTEGRATED CIRCUITS μPD789121A,122A,124A,131A,132A,134A,121A(A), 122A(A),124A(A),131A(A),132A(A),134A(A)

8-BIT SINGLE-CHIP MICROCONTROLLERS

The μ PD789121A, 789122A, and 789124A (μ PD78912xA hereafter) are μ PD789124A Subseries products of the 78K/0S Series. The μ PD789131A, 789132A, and 789134A (μ PD78913xA hereafter) are μ PD789134A Subseries products of the 78K/0S Series.

Besides an 8-bit CPU, these microcontrollers incorporate a variety of hardware such as I/O ports, timers, a serial interface, A/D converters, and interrupt control.

A stricter quality assurance program (called special grade in NEC's grade classification) is applied to the μ PD789121A(A), 789122A(A), 789124A(A) (μ PD78912xA(A) hereafter), and μ PD789131A(A), 789132A(A), 789134A(A) (μ PD78913xA(A) hereafter), compared to the μ PD78912xA and 78913xA, which are classified as standard grade.

In addition, a flash memory version (μ PD78F9136A) that can operate within the same power supply voltage range as the mask ROM version, and a range of development tools are also being prepared.

Detailed function descriptions are provided in the following user's manuals. Be sure to read them before designing.

 μ PD789104A, 789114A, 789124A, 789134A Subseries User's Manual: To be prepared 78K/0S Series User's Manual Instruction: U11047E

FEATURES

• On-chip multiplier: 8 bits × 8 bits = 16 bits

· ROM and RAM sizes

Part Number	Program Memory (ROM)	Data Memory (Internal High-Speed RAM)	Package
μPD789121A, 789131A, 789121A(A), 789131A(A)	2 Kbytes	256 bytes	30-pin plastic SSOP
μPD789122A, 789132A, 789122A(A), 789132A(A)	4 Kbytes		(7.62 mm (300))
μPD789124A, 789134A, 789124A(A), 789134A(A)	8 Kbytes		

- Built-in RC oscillator
- Minimum instruction execution time can be changed from high-speed (0.5 μ s) to low-speed (2.0 μ s) (@ 4.0-MHz operation with system clock)
- I/O ports: 20
- Serial interface: 1 channel: Switchable between 3-wire serial I/O and UART modes
- 8-bit resolution A/D converter: 4 channels (μPD78912xA, 78912xA(A))
- 10-bit resolution A/D converter: 4 channels (μPD78913xA, 78913xA(A))
- Timers: 3 channels
 - 16-bit timer: 1 channel
 - 8-bit timer/event counter: 1 channel
 - Watchdog timer: 1 channel
- Power supply voltage: VDD = 1.8 to 5.5 V

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.



APPLICATIONS

Cleaners, washing machines, and refrigerators

ORDERING INFORMATION


Part Number	Package	Quality grade
μPD789121AMC- x xx-5A4	30-pin plastic SSOP (7.62 mm (300))	Standard
μPD789122AMC- ××× -5A4	30-pin plastic SSOP (7.62 mm (300))	Standard
μPD789124AMC- ×× ×-5A4	30-pin plastic SSOP (7.62 mm (300))	Standard
μPD789131AMC- ×× ×-5A4	30-pin plastic SSOP (7.62 mm (300))	Standard
μPD789132AMC- ××× -5A4	30-pin plastic SSOP (7.62 mm (300))	Standard
μPD789134AMC- ×× ×-5A4	30-pin plastic SSOP (7.62 mm (300))	Standard
μPD789121AMC(A)- x × x -5A4	30-pin plastic SSOP (7.62 mm (300))	Special
μPD789122AMC(A)- x × x -5A4	30-pin plastic SSOP (7.62 mm (300))	Special
μPD789124AMC(A)- x × x -5A4	30-pin plastic SSOP (7.62 mm (300))	Special
μPD789131AMC(A)- x × x -5A4	30-pin plastic SSOP (7.62 mm (300))	Special
μPD789132AMC(A)- x × x -5A4	30-pin plastic SSOP (7.62 mm (300))	Special
μPD789134AMC(A)- x × x -5A4	30-pin plastic SSOP (7.62 mm (300))	Special

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.



78K/0S SERIES LINEUP

The products in the 78K/0S Series are listed below. The names enclosed in boxes are subseries names.



Y subseries supports SMB.

Small, ge	eneral-purpose	
44 pins 42/44 pins 28 pins	μPD789046 μPD789026 μPD789014	$\mu\text{PD789026}$ with subsystem clock added $\mu\text{PD789014}$ with timer reinforced and ROM and RAM expanded UART. Low-voltage (1.8-V) operation
Small, gener	ral-purpose + A/D	
44 pins 44 pins 30 pins 30 pins 30 pins 30 pins 30 pins 30 pins	μPD789177 / μPD7891777 / μPD7891677 / μPD789167 / μPD789167 / μPD789167 / μPD789146 / μPD789144 / μPD789144 / μPD7891144 / μPD7891044 / μPD7891044	μ PD789167 with improved A/D μ PD789104A with improved timer μ PD789146 with improved A/D μ PD789104A with EEPROM added μ PD789124A with improved A/D RC oscillation model of μ PD789104A μ PD789104A with improved A/D μ PD789104A with improved A/D μ PD789026 with A/D and multiplier added
For inv	erter control	
— 44 pins	, μPD789842 ,	Internal inverter control circuit and UART
For d	riving LCD	
80 pins 80 pins 64 pins 64 pins 64 pins 64 pins 64 pins 64 pins	μΡD789417A μΡD789407A μΡD789456 μΡD789446 μΡD789436 μΡD789436 μΡD789316 μΡD789306	μ PD789407A with improved A/D μ PD789456 with improved I/O μ PD789446 with improved A/D μ PD789426 with improved display output μ PD789426 with improved A/D μ PD789306 with A/D added RC oscillation model of μ PD789306 Basic subseries for driving LCD
For driv	ing Dot LCD	
144 pins 88 pins	, μPD789835 μPD789830 7	Segment/common output: 96 pins Segment: 40 pins, common: 16 pins
Fo	or ASSP	
52 pins 52 pins 44 pins 44 pins 20 pins 20 pins	#PD789467 ;, #PD789327 ; #PD789800 7 #PD789840 ; #PD789861 ; #PD789860 ;	μ PD789327 with A/D added For remote controller. Internal LCD controller/driver For PC keyboard. Internal USB function For key pad. Internal POC RC oscillation model of μ PD789860 For keyless entry. Internal POC and key return circuit
	44 pins 42/44 pins 28 pins Small, gener 44 pins 44 pins 30 pins 30 pins 30 pins 30 pins 30 pins 44 pins 44 pins 46 pins 67 pins 68 pins 69 pins 60 pins	#PD789026 #PD789014 Small, general-purpose + A/D 44 pins



The major differences between subseries are shown below.

	Function	ROM		Tir	ner		8-bit	10-bit	Serial Interface	I/O	V _{DD}	Remark
Subseries Name		Capacity	8-bit	16-bit	Watch	WDT	A/D	A/D	Senai interiace	1/0	Value	Remark
Small,	μPD789046	16 K	1 ch	1 ch	1 ch	1 ch	-	_	1 ch (UART:1 ch)	34 pins	1.8 V	-
general-	μPD789026	4 K-16 K			_							
purpose	μPD789014	2 K-4 K	2 ch	-						22 pins		
Small,	μPD789177	16 K-24 K	3 ch	1 ch	1 ch	1 ch		8 ch	1 ch (UART: 1 ch)	31 pins	1.8 V	-
general- purpose	μPD789167						8 ch	-				
+ A/D	μPD789156	8 K-16 K	1 ch		_			4 ch		20 pins		Internal
	μPD789146						4 ch	-				EEPROM
	μPD789134A	2 K-8 K						4 ch				RC oscillation
	μPD789124A						4 ch	-				version
	μPD789114A						-	4 ch				-
	μPD789104A						4 ch	-				
For inverter control	μPD789842	8 K-16 K	3 ch	Note	1 ch	1 ch	8 ch	_	1 ch (UART: 1 ch)	30 pins	4.0 V	-
For LCD	μPD789417A	12 K-24 K	3 ch	1 ch	1 ch	1 ch		7 ch	1 ch (UART: 1 ch)	43 pins	1.8 V	-
driving	μPD789407A						7 ch	_				
	μPD789456	12 K-16 K	2 ch				_	6 ch		30 pins		
	μPD789446						6 ch	-				
	μPD789436						-	6 ch		40 pins		
	μPD789426						6 ch	_				
	μPD789316	8 K to 16K					-		2 ch (UART: 1 ch)	23 pins		RC oscillation version
	μPD789306											_
For Dot	μPD789835	24 K-60 K	6 ch	_	1 ch	1 ch	2 ch	-	1 ch	27 pins	1.8 V	-
LCD driving	μPD789830	24 K	1 ch	1 ch			-		1 ch (UART: 1 ch)	30 pins	2.7 V	
ASSP	μPD789467	4 K-24 K	2 ch	_	1 ch	1 ch	1 ch	-	-	18 pins	1.8 V	Internal
	μPD789327						-		1 ch	21 pins		LCD
	μPD789800	8 K	2 ch	1 ch	-	1 ch	-		2 ch (USB: 1 ch)	31 pins	4.0 V	-
	μPD789840						4 ch		1 ch	29 pins	2.8 V	
	μPD789861	4 K		_			_		_	14 pins	1.8 V	RC oscillation version, Internal EEPROM
	μPD789860											Internal EEPROM

Note 10-bit timer: 1 channel



OVERVIEW OF FUNCTIONS

ltem		μPD789121A μPD789131A μPD789121A(A) μPD789131A(A)	μPD789122A μPD789132A μPD789122A(A) μPD789132A(A)	μPD789124A μPD789134A μPD789124A(A) μPD789134A(A)	
Internal memory	ROM	2 Kbytes	4 Kbytes	8 Kbytes	
	High-speed RAM	256 bytes			
Oscillator		RC Oscillator			
Minimum instruction	execution time	0.5/2.0 μs (@ 4.0-MHz ope	eration with system clock)		
General-purpose regi	sters	8 bits × 8 registers			
Instruction set		16-bit operationsBit manipulations (set, r	eset, and test)		
Multiplier		8 bits \times 8 bits = 16 bits			
I/O ports					
		 CMOS input: 4 CMOS I/O: 12 N-ch open-drain (12-V withstand voltage): 4 			
A/D converters		 8-bit resolution × 4 channels (μPD78912xA, 78912xA(A)) 10-bit resolution × 4 channels (μPD78913xA, 78913xA(A)) 			
Serial interface		Switchable between 3-wire serial I/O and UART modes			
Timer		16-bit timer: 1 channel 8-bit timer/event counter: 1 channel Watchdog timer: 1 channel			
Timer output		1 output (16-bit/8-bit timer alternate function)			
Vectored interrupt	Maskable	Internal: 6, External: 3			
sources	Non-maskable	Internal: 1			
Power supply voltage		V _{DD} = 1.8 to 5.5 V			
Operating ambient te	mperature	$T_A = -40 \text{ to } +85^{\circ}\text{C}$			
Package		30-pin plastic SSOP (7.62 mm (300))			



CONTENTS


1.	PIN CONFIGURATION (TOP VIEW)	7
2.	BLOCK DIAGRAM	8
3.	PIN FUNCTIONS	9 10
4.	MEMORY SPACE	13
5.	PERIPHERAL HARDWARE FUNCTIONS 5.1 Ports 5.2 Clock Generator 5.3 Timer 5.4 A/D Converter 5.5 Serial Interface 20 5.6 Multiplier	14 14 15
6.	INTERRUPT FUNCTION	20
7.	STANDBY FUNCTION	22
8.	RESET FUNCTION	22
9.	MASK OPTIONS	22
10.	INSTRUCTION SET OVERVIEW	23
11.	ELECTRICAL SPECIFICATIONS	30
12.	EXAMPLE OF RC OSCILLATOR FREQUENCY CHARACTERISTICS (REFERENCE VALUES)	41
13.	PACKAGE DRAWING	43
14.	RECOMMENDED SOLDERING CONDITIONS	44
ΑP	PENDIX A DEVELOPMENT TOOLS	45
ΑP	PENDIX B RELATED DOCUMENTS	47



1. PIN CONFIGURATION (TOP VIEW)

• 30-pin plastic SSOP (7.62 mm (300))

μPD789121AMC-×××-5A4 μPD789122AMC-×××-5A4 μPD789131AMC-×××-5A4 μPD789131AMC-×××-5A4 μPD789132AMC-××-5A4 μPD789121AMC(A)-×××-5A4 μPD789122AMC(A)-×××-5A4 μPD789131AMC(A)-×××-5A4 μPD789131AMC(A)-×××-5A4 μPD789131AMC(A)-×××-5A4 μPD789131AMC(A)-×××-5A4 μPD789132AMC(A)-×××-5A4 μPD789134AMC(A)-××-5A4




Cautions 1. Connect the IC0 (Internally Connected) pin directly to Vss.

- 2. Connect the AVDD pin to VDD.
- 3. Connect the AVss pin to Vss.

ANI0 to ANI3:	Analog Input	P60 to P63:	Port6
ASCK20:	Asynchronous Serial Input	RESET:	Reset
AV _{DD} :	Analog Power Supply	RxD20:	Receive Data
AVss:	Analog Ground	SCK20:	Serial Clock Input/Output
CL1, CL2:	RC Oscillator	SI20:	Serial Data Input
CPT20:	Capture Trigger Input	SO20:	Serial Data Output
IC0:	Internally Connected	SS20:	Chip Select Input
INTP0 to INTP2:	Interrupt from Peripherals	TI80:	Timer Input
P00 to P03:	Port0	TO20, TO80:	Timer Output
P10, P11:	Port1	TxD20:	Transmit Data
P20 to P25:	Port2	V _{DD} :	Power Supply
P50 to P53:	Port5	Vss:	Ground

2. BLOCK DIAGRAM



Remark The internal ROM capacity varies depending on the product.



3. PIN FUNCTIONS

3.1 Port Pins

Pin Name	I/O	Function	After Reset	Alternate Function
P00 to P03	I/O	Port 0 4-bit input/output port Input/output can be specified in 1-bit units When used as an input port, an on-chip pull-up resistor can be specified by means of software.	Input	-
P10, P11	I/O	Port 1 2-bit input/output port Input/output can be specified in 1-bit units When used as an input port, an on-chip pull-up resistor can be specified by means of software.	Input	-
P20 P21 P22 P23 P24 P25	I/O	Port 2 6-bit input/output port Input/output can be specified in 1-bit units When used as an input port, an on-chip pull-up resistor can be specified by means of software.	Input	SCK20/ASCK20 SO20/TxD20 SI20/RxD20 INTP0/CPT20 /SS20 INTP1/TO80/TO20 INTP2/TI80
P50 to P53	I/O	Port 5 4-bit N-ch open-drain input/output port Input/output can be specified in 1-bit units An on-chip pull-up resistor can be specified by the mask option.	Input	-
P60 to P63	Input	Port 6 4-bit input-only port	Input	ANI0 to ANI3



3.2 Non-Port Pins

Pin Name	I/O	Function	After Reset	Alternate Function
INTP0	Input	External interrupt request input for which the valid edge	Input	P23/CPT20/SS20
INTP1		(rising edge, falling edge, or both rising and falling edges) can		P24/TO80/TO20
INTP2		be specified		P25/TI80
SI20	Input	Serial interface serial data input	Input	P22/RxD20
SO20	Output	Serial interface serial data output	Input	P21/TxD20
SCK20	I/O	Serial interface serial clock input/output	Input	P20/ASCK20
ASCK20	Input	Serial clock input for asynchronous serial interface	Input	P20/SCK20
SS20	Input	Chip select input for serial interface	Input	P23/CPT20/INTP0
RxD20	Input	Serial data input for asynchronous serial interface	Input	P22/SI20
TxD20	Output	Serial data output for asynchronous serial interface	Input	P21/SO20
TI80	Input	External count clock input to 8-bit timer/event counter 80	Input	P25/INTP2
TO80	Output	8-bit timer/event counter 80 output	Input	P24/INTP1/TO20
TO20	Output	16-bit timer 20 output	Input	P24/INTP1/TO80
CPT20	Input	Capture edge input	Input	P23/INTP0/SS20
ANI0 to ANI3	Input	A/D converter analog input	Input	P60 to P63
AVDD	-	A/D converter analog power supply	-	_
AVss	-	A/D converter ground potential	-	_
CL1	Input	Connected to resistor (R) or capacitor (C)	-	_
CL2	-		_	_
RESET	Input	System reset input	Input	-
VDD	-	Positive power supply	_	_
Vss	-	Ground potential	-	-
IC0	-	Internally connected. Connect directly to Vss.	-	-




3.3 Pin I/O Circuits and Recommended Connection of Unused Pins

The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 3-1. For the input/output circuit configuration of each type, refer to Figure 3-1.

Table 3-1. Types of Pin Input/Output Circuits

Pin Name	Input/Output Circuit Type	I/O	Recommended Connection of Unused Pins
P00 to P03	5-A	I/O	Input: Independently connect to VDD or Vss via a resistor.
P10, P11			Output: Leave open
P20/SCK20/ASCK20	8-A		
P21/SO20/TxD20			
P22/SI20/RxD20			
P23/INTP0/CPT20/SS20			Input: Independently connect to Vss via a resistor.
P24/INTP1/TO80/TO20			Output: Leave open
P25/INTP2/TI80			
P50 to P53	13-W		Input: Independently connect to VDD via a resistor. Output: Leave open
P60/ANI0 to P63/ANI3	9-C	Input	Connect directly to V _{DD} or V _{SS} .
AV _{DD}	_	-	Connect to V _{DD} .
AVss			Connect to Vss.
RESET	2	Input	-
IC0	-	-	Connect directly to Vss.

Figure 3-1. Pin Input/Output Circuits





4. MEMORY SPACE

Figure 4-1 shows the memory map of the μ PD78912xA, 78913xA, 78912xA(A), and 78913xA(A).

FFFFH Special function registers 256×8 bits FF00H **FEFFH** Internal high-speed RAM 256×8 bits F E 0 0 H FDFFH Reserved Data memory space nnnnH<u>n n n n H + 1</u> n n n n HProgram area 0080H Program memory Internal ROM^{Note} 007FH space CALLT table area 0040H 003FH Program area 0016H 0015H Vector table area 0000H $0\ 0\ 0\ 0\ H$

Figure 4-1. Memory Map

Note The internal ROM capacity depends on the product. (See the following table).

Part Number	Last Address of Internal ROM nnnnH
μPD789121A, 789131A, 789121A(A), 789131A(A)	07FFH
μPD789122A, 789132A, 789122A(A), 789132A(A)	0FFFH
μPD789124A, 789134A, 789124A(A), 789134A(A)	1FFFH



5. PERIPHERAL HARDWARE FUNCTIONS

5.1 Ports

The following three types of I/O ports are available:

CMOS Input (port 6):	4	
• CMOS input/output (ports 0 to 2):	12	
• N-ch open-drain input/output (port 5):	4	
Total:	20	

Table 5-1. Port Functions

Port Name	Pin Name	Function
Port 0	P00 to P03	Input/output port. Input/output can be specified in 1-bit units. When used as an input port, an on-chip pull-up resistor can be specified by means of software.
Port 1	P10, P11	Input/output port. Input/output can be specified in 1-bit units. When used as an input port, an on-chip pull-up resistor can be specified by means of software.
Port 2	P20 to P25	Input/output port. Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be specified by means of software.
Port 5	P50 to P53	N-channel open-drain input/output port. Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be specified by the mask option.
Port 6	P60 to P63	Input-only port


5.2 Clock Generator

An on-chip system clock generator is provided.

The minimum instruction execution time can be changed.

• 0.5 μ s/2.0 μ s (@ 4.0-MHz operation with system clock)

Figure 5-1. Clock Generator Block Diagram





5.3 Timer


Three on-chip timers are provided.

16-bit timer 20: 1 channel
8-bit timer/event counter 80: 1 channel
Watchdog timer: 1 channel

Table 5-2. Timer Operation

		16-Bit Timer 20	8-Bit Timer/Event Counter 80	Watchdog Timer
Operation mode	Interval timer	-	1 channel	1 channel
	External event counter	-	1 channel	-
Function	Timer output	1 output	1 output	-
	PWM output	-	1 output	-
	Square wave output	_	1 output	-
	Capture	1 input	_	_
	Interrupt request	1	1	1


Figure 5-2. Block Diagram of 16-Bit Timer 20 (TM20)



Internal bus 8-bit compare register 80 (CR80) Match ► INTTM80 fcc Selector 8-bit timer counter 80 OVF TO80/P24/ Output $fcc/2^3$ (TM80) control circuit INTP1/TO20 TI80/P25/ ① Clear INTP2 Internal bus

Figure 5-3. Block Diagram of 8-Bit Timer/Event Counter 80 (TM80)

Figure 5-4. Watchdog Timer Block Diagram






5.4 A/D Converter

The conversion resolution of the A/D converter differs depending on the product as shown below.

- 8-bit A/D converter × 4 channels.... μPD789121A, 789122A, 789124A, 789121A(A), 789122A(A), 789124A(A)
- 10-bit A/D converter × 4 channels.. μPD789131A, 789132A, 789134A, 789131A(A), 789132A(A), 789134A(A)

A/D conversion can be only started by software.

Figure 5-5. A/D Converter Block Diagram






5.5 Serial Interface 20

A one-channel serial interface is incorporated.

Serial interface 20 has following three modes:

- Operation stop mode: Power consumption can be reduced.
- · Asynchronous serial interface (UART) mode: A dedicated baud rate generator is incorporated.
- 3-wire serial I/O mode:
 A function to select the clock phase or data phase is incorporated.

Figure 5-6. Block Diagram of Serial Interface 20





5.6 Multiplier

The calculation of 8 bits \times 8 bits = 16 bits can be performed.

Multiplication data register A0 (MRA0)

Multiplication data register B0 (MRB0)

Multiplier

Multiplication result storing register (MUL0)

Figure 5-7. Multiplier Block Diagram



6. INTERRUPT FUNCTION

A total of 10 interrupt sources are provided, divided into the following two types.

Non-maskable interrupts: 1 sourceMaskable interrupts: 9 sources

Table 6-1. Interrupt Source List


			Interrupt Source		Vector	Basic
Interrupt Type	Priority ^{Note 1}	Name	Trigger	Internal/External	Table Address	Configuration Type ^{Note 2}
Non-maskable	-	INTWDT	Watchdog timer overflow (with watchdog timer mode 1 selected)	Internal	0004H	(A)
Maskable	0	INTWDT	Watchdog timer overflow (with the interval timer mode selected)			(B)
	1	INTP0	Pin input edge detection	External	0006H	(C)
	2	INTP1			0008H	
	3	INTP2			000AH	
	4	INTSR20	End of serial interface 20 UART reception	Internal	000CH	(B)
		INTCSI20	End of serial interface 20 3-wire SIO transfer reception			
	5	INTST20	End of serial interface 20 UART transmission		000EH	
	6	INTTM80	Generation of matching signal of 8-bit timer/event counter 80		0010H	
	7	INTTM20	Generation of matching signal of 16-bit timer 20		0012H	
	8	INTAD0	A/D conversion completion signal		0014H	

- **Notes 1.** Priority is the priority order when several maskable interrupt requests are generated at the same time. 0 is the highest order and 8 is the lowest order.
 - 2. Basic configuration types (A), (B), and (C) correspond to (A), (B), and (C) in Figure 6-1.


Remark As the interrupt source of the watchdog timer (INTWDT), either a non-maskable interrupt or a maskable interrupt (internal) can be selected.

Figure 6-1. Basic Configuration of Interrupt Function


(A) Internal non-maskable interrupt



(B) Internal maskable interrupt



(C) External maskable interrupt



IF: Interrupt request flagIE: Interrupt enable flagMK: Interrupt mask flag



7. STANDBY FUNCTION

The following two standby functions are available for further reduction of system current consumption.

 HALT mode: In this mode, the CPU operation clock is stopped. The average current consumption can be reduced by intermittent operation by combining this mode with the normal operation mode.

• STOP mode: In this mode, oscillation of the system clock is stopped. All the operations performed on the system clock are suspended, resulting in extremely small power consumption.

System clock operation

Interrupt request

STOP instruction
Interrupt request

STOP mode
System clock oscillation stopped

STOP mode
(Clock supply to CPU halted, oscillation maintained)

Figure 7-1. Standby Function

8. RESET FUNCTION

The following two reset methods are available.

- External reset by RESET signal input
- Internal reset by watchdog timer runaway time detection

9. MASK OPTIONS

The μ PD78912×A, 78913×A, 78912×A(A), and 78913×A(A) have the following mask options.

Mask options for P50 to P53

An on-chip pull-up resistor can be selected.

- <1> Specifies on-chip pull-up resistor in bit units.
- <2> Does not specify on-chip pull-up resistor.



10. INSTRUCTION SET OVERVIEW

The instruction set for the μ PD78912xA, 78913xA, 78912xA(A), 78913xA(A) is listed later.

10.1 Conventions

10.1.1 Operand identifiers and description methods

Operands are described in the "Operand" column of each instruction in accordance with the description method of the instruction operand identifier (refer to the assembler specifications for detail). When there are two or more description methods, select one of them. Alphabetic letters in capitals and the symbols, #, !, \$, and [], are keywords and must be described as they are. Each symbol has the following meaning.

- #: Immediate data specification
- \$: Relative address specification
- !: Absolute address specification
- []: Indirect address specification

In the case of immediate data, describe an appropriate numeric value or a label. When using a label, be sure to describe the #,!, \$, or [] symbols.

For operand register identifiers, r and rp, either function names (X, A, C, etc.) or absolute names (names in parentheses in the table below, R0, R1, R2, etc.) can be used for description.

Table 10-1. Operand Identifiers and Description Methods

Identifier	Description Method
r rp sfr	X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7), AX (RP0), BC (RP1), DE (RP2), HL (RP3) Special function register symbol
saddr saddrp	FE20H to FF1FH immediate data or label FE20H to FF1FH immediate data or label (even address only)
addr16 addr5	0000H to FFFFH immediate data or label (Only even addresses for 16-bit data transfer instructions) 0040H to 007FH immediate data or label (even address only)
word byte bit	16-bit immediate data or label 8-bit immediate data or label 3-bit immediate data or label

10.1.2 Descriptions of the operation field

A: A register; 8-bit accumulator

X: X register B: B register

C: C register

D: D register

E: E register H: H register

L: L register

AX: AX register pair; 16-bit accumulator

BC: BC register pair
DE: DE register pair
HL: HL register pair
PC: Program counter
SP: Stack pointer

PSW: Program status word

CY: Carry flag

AC: Auxiliary carry flag

Z: Zero flag

IE: Interrupt request enable flag

NMIS: Non-maskable interrupt servicing flag

(): Memory contents indicated by address or register contents in parentheses

XH, XL: Higher 8 bits and lower 8 bits of 16-bit register

addr16: 16-bit immediate data or label

jdisp8: Signed 8-bit data (displacement value)

10.1.3 Description of the flag operation field

(Blank): Not affected 0: Cleared to 0 1: Set to 1

x: Set/cleared according to the resultR: Previously saved value is restored



10.2 Operations

Mnemonic	Operand	Byte	Clock	Operation	Flag
					Z AC CY
MOV	r, #byte	3	6	$r \leftarrow \text{byte}$	
	saddr , #byte	3	6	(addr) ← byte	
	sfr, #byte	3	6	sfr ← byte	
	A, r	2	4	$A \leftarrow r$	
	r, A	2	4	$r \leftarrow A$	
	A, saddr	2	4	$A \leftarrow (saddr)$	
	saddr, A	2	4	(saddr) ← A	
	A, sfr	2	4	A ← sfr	
	sfr, A	2	4	sfr ← A	
	A, !addr16	3	8	A ← (addr16)	
	!addr16, A	3	8	(addr16) ← A	
	PSW, #byte	3	6	PSW ← byte	× × ×
	A, PSW	2	4	$A \leftarrow PSW$	
	PSW, A	2	4	PSW ← A	× × ×
	A, [DE]	1	6	$A \leftarrow (DE)$	
	[DE], A	1	6	(DE) ← A	
	A, [HL]	1	6	$A \leftarrow (HL)$	
	[HL], A	1	6	(HL) ← A	
	A, [HL + byte]	2	6	A ← (HL + byte)	
	[HL + byte], A	2	6	(HL + byte) ← A	
XCH	A, X	1	4	$A \leftrightarrow X$	
	A, r	2	6	A ↔ r	
	A, saddr	2	6	$A \leftrightarrow (saddr)$	
	A, sfr	2	6	$A \leftrightarrow (sfr)$	
	A, [DE]	1	8	$A \leftrightarrow (DE)$	
	A, [HL]	1	8	$A \leftrightarrow (HL)$	
	A, [HL + byte]	2	8	$A \leftrightarrow (HL + byte)$	
MOVW	rp, #word	3	6	$rp \leftarrow word$	
	AX, saddrp	2	6	$AX \leftarrow (saddrp)$	
	saddrp, AX	2	8	(saddrp) ← AX	
	AX, rp	1	4	$AX \leftarrow rp$	
	rp, AX	1	4	$rp \leftarrow AX$	
XCHW	AX, rp	1	8	$AX \leftrightarrow rp$	

Notes 1. Except r = A

2. Except r = A or X

3. Only when rp = BC, DE, HL

Mnemonic	Operand	Byte	Clock	Operation	Flag
					Z AC CY
ADD	A, #byte	2	4	A, CY ← A + byte	x x x
	saddr, #byte	3	6	(saddr), CY \leftarrow (saddr) + byte	× × ×
	A, r	2	4	A ,CY ← A + r	× × ×
	A, saddr	2	4	A, CY ← A + (saddr)	× × ×
	A, !addr16	3	8	A, CY ← A + (addr16)	x x x
	A, [HL]	1	6	$A, CY \leftarrow A + (HL)$	× × ×
	A, [HL + byte]	2	6	$A, CY \leftarrow A + (HL + byte)$	x x x
ADDC	A, #byte	2	4	$A, CY \leftarrow A + byte + CY$	× × ×
	saddr, #byte	3	6	$(\text{saddr}),\text{CY} \leftarrow (\text{saddr}) + \text{byte} + \text{CY}$	x x x
	A, r	2	4	$A, CY \leftarrow A + r + CY$	x x x
	A, saddr	2	4	A, CY ← A + (saddr) + CY	x x x
	A, !addr16	3	8	A, CY ← A + (addr16) + CY	x x x
	A, [HL]	1	6	$A, CY \leftarrow A + (HL) + CY$	x x x
	A, [HL + byte]	2	6	$A, CY \leftarrow A + (HL + byte) + CY$	x x x
SUB A, # sadd A, r A, s	A, #byte	2	4	A, CY ← A – byte	× × ×
	saddr, #byte	3	6	$(saddr),CY \leftarrow (saddr) - byte$	× × ×
	A, r	2	4	$A, CY \leftarrow A - r$	x x x
	A, saddr	2	4	A, CY ← A − (saddr)	x x x
	A, !addr16	3	8	A, CY ← A − (addr16)	x x x
	A, [HL]	1	6	$A, CY \leftarrow A - (HL)$	x x x
A, saddr A, !addr16 A, [HL] A, [HL + byte] ADDC A, #byte saddr, #byte A, r A, saddr A, !addr16 A, [HL] A, [HL + byte] SUB A, #byte saddr, #byte A, r A, saddr A, !addr16 A, [HL] A, [HL + byte] SUBC A, #byte saddr, #byte Saddr, #byte A, r A, saddr A, !addr16 A, [HL] A, [HL + byte] SUBC A, #byte saddr, #byte Saddr, #byte A, r A, saddr A, !addr16 A, [HL] A, [HL + byte] AND A, #byte saddr, #byte A, r A, saddr A, !addr16 A, [HL] A, [HL] A, [HL + byte] AND A, #byte saddr, #byte A, r A, saddr	2	6	$A, CY \leftarrow A - (HL + byte)$	x x x	
SUBC	A, #byte	2	4	$A, CY \leftarrow A - byte - CY$	x x x
	saddr, #byte	3	6	$(saddr),CY \leftarrow (saddr) - byte - CY$	× × ×
	A, r	2	4	$A, CY \leftarrow A - r - CY$	x x x
	A, saddr	2	4	A, CY ← A − (saddr) − CY	x x x
	A, [HL] A, [HL + byte] DDC A, #byte saddr, #byte A, r A, saddr A, !addr16 A, [HL] A, [HL + byte] UB A, #byte saddr, #byte A, r A, saddr A, !addr16 A, [HL] A, [HL + byte] UBC A, #byte saddr, #byte A, r A, saddr A, !addr16 A, [HL] A, [HL + byte] ND A, #byte saddr, #byte saddr, #byte saddr, #byte A, r A, saddr A, !addr16 A, [HL] A, #byte saddr, #byte saddr, #byte	3	8	$A, CY \leftarrow A - (addr16) - CY$	x x x
	A, [HL]	1	6	$A, CY \leftarrow A - (HL) - CY$	× × ×
	A, [HL + byte]	2	6	A, CY ← A − (HL + byte) − CY	× × ×
SUB SUBC	A, #byte	2	4	$A \leftarrow A \land byte$	×
	saddr, #byte	3	6	$(saddr) \leftarrow (saddr) \land byte$	×
	A, r	2	4	$A \leftarrow A \wedge r$	×
	A, saddr	2	4	$A \leftarrow A \wedge (saddr)$	×
	A, !addr16	3	8	$A \leftarrow A \wedge (addr16)$	×
SUBC	A, [HL]	1	6	$A \leftarrow A \wedge (HL)$	×
	A, [HL + byte]	2	6	$A \leftarrow A \land (HL + byte)$	×

Mnemonic	Operand	Byte	Clock	Operation	Flag
					Z AC CY
OR	A, #byte	2	4	$A \leftarrow A \lor byte$	×
	saddr, #byte	3	6	$(saddr) \leftarrow (saddr) \lor byte$	×
	A, r	2	4	$A \leftarrow A \lor r$	×
	A, saddr	2	4	$A \leftarrow A \lor (saddr)$	×
	A, !addr16	3	8	$A \leftarrow A \lor (addr16)$	×
	A, [HL]	1	6	$A \leftarrow A \lor (HL)$	×
	A, [HL + byte]	2	6	$A \leftarrow A \lor (HL + byte)$	×
XOR	A, #byte	2	4	$A \leftarrow A \forall byte$	×
	saddr, #byte	3	6	$(saddr) \leftarrow (saddr) \forall byte$	×
	A, r	2	4	$A \leftarrow A \nabla r$	×
	A, saddr	2	4	$A \leftarrow A \forall (saddr)$	×
	A, !addr16	3	8	$A \leftarrow A \forall (addr16)$	×
	A, [HL]	1	6	$A \leftarrow A \forall (HL)$	×
	A, [HL + byte]	2	6	A ← A ▽ (HL + byte)	×
CMP	A, #byte	2	4	A – byte	x x x
	saddr, #byte	3	6	(saddr) – byte	x x x
	A, r	2	4	A – r	x x x
	A, saddr	2	4	A – (saddr)	x x x
	A, !addr16	3	8	A – (addr16)	x x x
	A, [HL]	1	6	A – (HL)	x x x
	A, [HL + byte]	2	6	A – (HL + byte)	x x x
ADDW	AX, #word	3	6	$AX, CY \leftarrow AX + word$	x x x
SUBW	AX, #word	3	6	$AX, CY \leftarrow AX - word$	x x x
CMPW	AX, #word	3	6	AX – word	x x x
INC	r	2	4	r ← r + 1	× ×
	saddr	2	4	(saddr) ← (saddr) + 1	× ×
DEC	r	2	4	r ← r − 1	× ×
	saddr	2	4	(saddr) ← (saddr) – 1	x x
INCW	rp	1	4	rp ← rp + 1	
DECW	rp	1	4	rp ← rp − 1	
ROR	A, 1	1	2	$(CY,A_7 \leftarrow A_0,A_{m-1} \leftarrow A_m) \times 1$	×
ROL	A, 1	1	2	$(CY,A_0\leftarrow A_7,A_{m+1}\leftarrow A_m)\times 1$	×
RORC	A, 1	1	2	$(CY \leftarrow A_0, A_7 \leftarrow CY, A_{m-1} \leftarrow A_m) \times 1$	×
ROLC	A, 1	1	2	$(CY \leftarrow A_7, A_0 \leftarrow CY, A_{m+1} \leftarrow A_m) \times 1$	×



	Operand	Byte	Clock	Operation	F	lag
					Z	AC CY
SET1	saddr. bit	3	6	(saddr. bit) ← 1		
	sfr. bit	3	6	sfr. bit ← 1		
	A. bit	2	4	A. bit ← 1		
	PSW. bit	3	6	PSW. bit ← 1	×	× ×
	[HL]. bit	2	10	(HL) . bit ← 1		
CLR1	saddr. bit	3	6	(saddr. bit) ← 0		
	sfr. bit	3	6	sfr. bit ← 0		
	A. bit	2	4	A. bit ← 0		
	PSW. bit	3	6	PSW. bit ← 0	×	× ×
	[HL]. bit	2	10	(HL) . bit ← 0		
SET1	CY	1	2	CY ← 1		1
CLR1	CY	1	2	CY ← 0		0
NOT1	CY	1	2	$CY \leftarrow \overline{CY}$		×
CALL	!addr16	3	6	$(SP-1) \leftarrow (PC+3)$ H, $(SP-2) \leftarrow (PC+3)$ L, PC \leftarrow addr16, SP \leftarrow SP $-$ 2		
CALLT	[addr5]	1	8	$(SP-1) \leftarrow (PC+1)H, (SP-2) \leftarrow (PC+1)L,$ $PCH \leftarrow (00000000, addr5+1),$ $PCL \leftarrow (00000000, addr5),$ $SP \leftarrow SP-2$		
RET		1	6	$PC_H \leftarrow (SP + 1), PC_L \leftarrow (SP),$ $SP \leftarrow SP + 2$		
RETI		1	8	$\begin{aligned} & PCH \leftarrow (SP+1), PCL \leftarrow (SP), \\ & PSW \leftarrow (SP+2), SP \leftarrow SP+3, \\ & NMIS \leftarrow 0 \end{aligned}$	R	R R
PUSH	PSW	1	2	(SP − 1) ← PSW, SP ← SP − 1		
	rp	1	4	$(SP-1) \leftarrow rpH, (SP-2) \leftarrow rpL,$ $SP \leftarrow SP-2$		
POP	PSW	1	4	PSW ← (SP), SP ← SP + 1	R	R R
	rp	1	6	$rpH \leftarrow (SP + 1), rpL \leftarrow (SP),$ $SP \leftarrow SP + 2$		
MOVW	SP, AX	2	8	$SP \leftarrow AX$		
	AX, SP	2	6	$AX \leftarrow SP$		
BR	!addr16	3	6	PC ← addr16		
	\$addr16	2	6	PC ← PC + 2 + jdisp8		
	AX	1	6	PCH ← A, PCL ← X		

Mnemonic	Operand	Byte	Clock	Operation	Flag
					Z AC CY
ВС	\$addr16	2	6	PC ← PC + 2 + jdisp8 if CY = 1	
BNC	\$addr16	2	6	$PC \leftarrow PC + 2 + jdisp8 \text{ if } CY = 0$	
BZ	\$addr16	2	6	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 1$	
BNZ	\$addr16	2	6	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 0$	
ВТ	saddr. bit, \$addr16	4	10	PC ← PC + 4 + jdisp8 if (saddr. bit) = 1	
	sfr. bit, \$addr16	4	10	PC ← PC + 4 + jdisp8 if sfr. bit = 1	
	A. bit , \$addr16	3	8	PC ← PC + 3 + jdisp8 if A. bit = 1	
	PSW. bit, \$addr16	4	10	PC ← PC + 4 + jdisp8 if PSW. bit = 1	
BF	saddr. bit, \$addr16	4	10	$PC \leftarrow PC + 4 + jdisp8$ if (saddr. bit) = 0	
	sfr. bit, \$addr16	4	10	$PC \leftarrow PC + 4 + jdisp8 \text{ if sfr. bit} = 0$	
	A. bit, \$addr16	3	8	$PC \leftarrow PC + 3 + jdisp8 \text{ if A. bit} = 0$	
	PSW. bit, \$addr16	4	10	$PC \leftarrow PC + 4 + jdisp8 \text{ if PSW. bit} = 0$	
DBNZ	B, \$addr16	2	6	$B \leftarrow B - 1$, then $PC \leftarrow PC + 2 + jdisp8$ if $B \neq 0$	
	C, \$addr16	2	6	$C \leftarrow C - 1$, then $PC \leftarrow PC + 2 + jdisp8$ if $C \neq 0$	
	saddr, \$addr16	3	8	$(saddr) \leftarrow (saddr) - 1$, then PC \leftarrow PC + 3 + jdisp8 if(saddr) \neq 0	
NOP		1	2	No Operation	
EI		3	6	IE ← 1(Enable Interrupt)	
DI		3	6	IE ← 0(Disable Interrupt)	
HALT		1	2	Set HALT Mode	
STOP		1	2	Set STOP Mode	



11. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T_A = 25°C)

Parameter	Symbol		С	onditions	Ratings	Unit
Supply voltage	V _{DD} , AV _{DD}	$V_{DD} = AV_{DD}$			-0.3 to +6.5	V
Input voltage	VI1	Pins other tha	ın P5	0 to P53	-0.3 to V _{DD} + 0.3	V
	Vı2	P50 to P53	Witl	h N-ch open drain	-0.3 to +13	V
		With an on-chip pull-up resistor		-0.3 to VDD + 0.3	V	
Output voltage	Vo				-0.3 to V _{DD} + 0.3	V
Output current, high	Іон	Per pin		μPD78912xA, 78913xA	-10	mA
		Total for all pi	ns		-30	mA
		Per pin	Per pin μ PD78912xA(A), 78913xA(A)		-7	mA
		Total for all pi			-22	mA
Output current, low	Іоь	Per pin μF		μPD78912xA, 78913xA	30	mA
		Total for all pi	ns		160	mA
		Per pin		μPD78912xA(A),	10	mA
		Total for all pins		78913xA(A)	120	mA
Operating ambient temperature	TA				-40 to +85	°C
Storage temperature	T _{stg}				-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

Recommended MAX. TYP. Resonator MIN. Unit Parameter Conditions Circuit CL2 CL1 RC Oscillation frequency (fcc) Note 2.0 4.0 MHz resonator External CL1 CL2 CL1 input frequency (fcc) Note 1.0 5.0 MHz clock CL1 input high-/low-level 85 500 ns width (txH, txL) CL2 CL1 input frequency (fcc) Note $V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$ 1.0 5.0 MHz CL1 CL1 input high-/low-level 85 500 ns OPEN width (txH, txL)

System Clock Oscillator Characteristics (T_A = -40 to +85°C, V_{DD} = 1.8 to 5.5 V)

Note Indicates only oscillator characteristics. Refer to **AC characteristics** for instruction execution time.

Caution When using the system clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- · Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- . Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- · Do not fetch signals from the oscillator.

RC Oscillator Frequency Characteristics ($T_A = -40 \text{ to } +85^{\circ}\text{C}$)

Parameter	Symbol	Cond	litions	MIN.	TYP.	MAX.	Unit
Oscillator frequency	fcc1	R = 11.0 kΩ, C = 22 pF	V _{DD} = 2.7 to 5.5 V	1.5	2.0	2.5	MHz
	fcc2	Target: 2 MHz	V _{DD} = 1.8 to 3.6 V	0.5	2.0	2.5	MHz
	fcc3		V _{DD} = 1.8 to 5.5 V	0.5	2.0	2.5	MHz
	fcc4	R = 6.8 kΩ, C = 22 pF	V _{DD} = 2.7 to 5.5 V	2.5	3.0	3.5	MHz
	fcc5	Target: 3 MHz	V _{DD} = 1.8 to 3.6 V	0.75	3.0	3.5	MHz
	fcc6		V _{DD} =1.8 to 5.5 V	0.75	3.0	3.5	MHz
	fcc7	$R = 4.7 \text{ k}\Omega, C = 22 \text{ pF}$	V _{DD} = 2.7 to 5.5 V	3.5	4.0	4.7	MHz
	fcc8	Target: 4 MHz	V _{DD} = 1.8 to 3.6 V	1.0	4.0	4.7	MHz
	fcc9		V _{DD} = 1.8 to 5.5 V	1.0	4.0	4.7	MHz

Remark So that the TYP. spec. is satisfied between 2.0 to 4.0 MHz, set one of the above nine patterns for R and C.



DC Characteristics ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 1.8 \text{ to } 5.5 \text{ V}$) (1/2)

Parameter	Symbol		Condition	ns	MIN.	TYP.	MAX.	Unit
Output current, high	Іон	Per pin	μPD7891	μPD78912xA, 78913xA			-1	mA
		Total for all	pins				-15	mA
		Per pin	μPD7891	2xA(A), 78913xA(A)			-1	mA
		Total for all	pins				-11	mA
Output current, low	lol	Per pin	μPD7891	2xA, 78913xA			10	mA
		Total for all	pins				80	mA
		Per pin	μPD7891	2xA(A), 78913xA(A)			3	mA
		Total for all	pins				60	mA
Input voltage, high	V _{IH1}	Pins other th	nan described	V _{DD} = 2.7 to 5.5 V	0.7 V _{DD}		V _{DD}	V
		below			0.9 V _{DD}		V _{DD}	V
	V _{IH2}	P50 to P53	With N-ch ope	NDD = 2.7 to 5.5 V	0.7 V _{DD}		12	V
			drain		0.9 V _{DD}		12	V
			With on-chip	V _{DD} = 2.7 to 5.5 V	0.7 V _{DD}		V _{DD}	V
			pull-up resistor		0.9 V _{DD}		V _{DD}	V
	VIH3	RESET, P20 to P25		V _{DD} = 2.7 to 5.5 V	0.8 V _{DD}		V _{DD}	٧
					0.9 V _{DD}		V _{DD}	٧
	VIH4	CL1, CL2		V _{DD} = 4.5 to 5.5 V			VDD	V
					V _{DD} -0.1		V _{DD}	٧
Input voltage, low	V _{IL1}	Pins other th	ns other than described $V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$		0		0.3 V _{DD}	V
		below			0		0.1 V _{DD}	٧
	V _{IL2}	P50 to P53	P50 to P53 V _{DD}		0		0.3 V _{DD}	٧
					0		0.1 V _{DD}	٧
	V _{IL3}	RESET, P20) to P25	V _{DD} = 2.7 to 5.5 V	0		0.2 V _{DD}	٧
					0		0.1 V _{DD}	V
	VIL4	CL1, CL2		V _{DD} = 4.5 to 5.5 V	0		0.4	V
					0		0.1	٧
Output voltage, high	V _{OH1}	V _{DD} = 4.5 to	5.5 V, Iон = -1 n	nA	V _{DD} -1.0			V
	V _{OH2}	V _{DD} = 1.8 to	5.5 V, Iон = -10	5.5 V, Ioн = –100 μA				V
Output voltage, low	V _{OL1}	Pins other than P50 to	V _{DD} = 4.5 to (μPD78912x	5.5 V, IoL = 10 mA A, 78913xA)			1.0	V
		P53	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, \text{ IoL} = 3 \text{ mA}$ $(\mu \text{PD78912xA(A)}, 78913x\text{A(A)})$				1.0	V
			V _{DD} = 1.8 to	5.5 V, IoL = 400 μA			0.5	V
	Vol2	P50 to P53	$V_{DD} = 4.5 \text{ to}$ (μ PD78912x	5.5 V, IoL = 10 mA A, 78913xA)			1.0	V
				5.5 V, IoL = 3 mA A(A), 78913xA(A))			1.0	V
			$V_{DD} = 1.8 \text{ to}$	V _{DD} = 1.8 to 5.5 V, I _{DL} = 1.6 mA			0.4	V

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.



DC Characteristics ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 1.8 \text{ to } 5.5 \text{ V}$) (2/2)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input leakage current, high	Ішн	Pins other than CL1, CL2, or P50 to P53	VIN = VDD			3	μΑ
	Ілн2	CL1, CL2				20	μΑ
	Ішнз	P50 to P53 (N-ch open drain)	VIN = 12 V			20	μΑ
Input leakage current, low	ILIL1	Pins other than CL1, CL2, or P50 to P53	V _{IN} = 0 V			-3	μΑ
	LIL2	CL1, CL2				-20	μΑ
	Ішз	P50 to P53 (N-ch open drain)				-3 ^{Note 1}	μΑ
Output leakage current, high	Ісон	Vout = Vdd				3	μΑ
Output leakage current, low	LOL	Vout = 0 V				-3	μΑ
Software pull-up resistor	R ₁	V _{IN} = 0 V, for pins other than P50 to P53		50	100	200	kΩ
Mask option pull-up resistor	R ₂	V _{IN} = 0 V, P50 to P53		10	30	60	kΩ
Power supply	IDD1 Note 2	4.0-MHz RC oscillation	V _{DD} = 5.0 V±10% ^{Note 4}		1.8	3.2	mA
current		operating mode	V _{DD} = 3.0 V±10% ^{Note 5}		0.45	0.9	mA
		$(R = 4.7 \text{ k}\Omega, C = 22pF)$	V _{DD} = 2.0 V±10% ^{Note 5}		0.25	0.45	mA
	IDD2 ^{Note 2}	4.0-MHz RC oscillation	V _{DD} = 5.0 V±10% ^{Note 4}		0.8	1.6	mA
	HALT mode	HALT mode (R = 4.7 k Ω , C = 22pF)	V _{DD} = 3.0 V±10% ^{Note 5}		0.3	0.6	mA
		$(R = 4.7 \text{ K}\Sigma_2, C = 22 \text{pr})$	V _{DD} = 2.0 V±10% ^{Note 5}		0.15	0.3	mA
	DD3 ^{Note 2}	STOP mode	V _{DD} = 5.0 V±10%		0.1	10	μΑ
		V _{DD} = 3.0 V±10%		0.05	5.0	μΑ	
			V _{DD} = 2.0 V±10%		0.05	5.0	μΑ
	IDD4 ^{Note 3} 4.0-MHz RC oscillation A/D operating mode	V _{DD} = 5.0 V±10% ^{Note 4}		3.0	5.5	mA	
		A/D operating mode $(R = 4.7 \text{ k}\Omega, C = 22\text{pF})$	V _{DD} = 3.0 V±10% ^{Note 5}		1.65	3.2	mA
		(1. – τ.1 1.22, Ο – 22μΓ)	V _{DD} = 2.0 V±10% ^{Note 5}		1.25	2.7	mA

- **Notes 1.** When pull-up resistors are not connected to P50 to P53 (specified by the mask option) and when port 5 is in input mode, a low-level input leakage current of $-60~\mu$ A (MAX.) flows only for 1 cycle time after a read instruction has been executed to port 5.
 - 2. The current flowing to the ports (including the current flowing through an on-chip pull-up resistor) and AVDD current are not included.
 - **3.** The current flowing to the ports (including the current flowing through an on-chip pull-up resistor) is not included.
 - **4.** High-speed mode operation (when processor clock control register (PCC) is set to 00H.)
 - **5.** Low-speed mode operation (when PCC is set to 02H).

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.




AC Characteristics

(1) Basic operation ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 1.8 \text{ to } 5.5 \text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Cycle time (minimum instruction execution time)	Тсч	V _{DD} = 2.7 to 5.5 V	0.4		8	μs
			1.6		8	μs
TI80 input high-/low-	t тін,	VDD = 2.7 to 5.5 V	0.1			μs
level width	t ⊤ı∟		1.8			μs
TI80 input frequency	fтı	V _{DD} = 2.7 to 5.5 V	0		4	MHz
			0		275	kHz
Interrupt input high- /low-level width	tinth,	INTP0 to INTP2	10			μs
RESET low-level width	trsl		10			μs
CPT20 input high- /low-level width	tcpн, tcpl		10			μs

Tcy vs VDD





(2) Serial interface ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 1.8 \text{ to } 5.5 \text{ V}$)

(i) 3-wire serial I/O mode (SCK20...Internal clock output)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
SCK20 cycle time	tkcy1	V _{DD} = 2.7 to 5.5 V		800			ns
				3200			ns
SCK20 high-/low-	t кн1,	V _{DD} = 2.7 to 5.5 V		tkcy1/2 - 50			ns
level width	t _{KL1}			tkcy1/2 - 150			ns
SI20 setup time	tsıĸ1	V _{DD} = 2.7 to 5.5 V		150			ns
(to SCK20↑)				500			ns
SI20 hold time	tksi1	V _{DD} = 2.7 to 5.5 V		400			ns
(from SCK20↑)				600			ns
SO20 output delay time from SCK20↓	tkso1	tkso1 $R = 1 \text{ k } \Omega,$ $C = 100 \text{ pF}^{\text{Note}}$	V _{DD} = 2.7 to 5.5 V	0		250	ns
				0		1000	ns

Note R and C are the load resistance and load capacitance of the SO output line.

(ii) 3-wire serial I/O mode (SCK20...External clock input)

Parameter	Symbol	Coi	nditions	MIN.	TYP.	MAX.	Unit
SCK20 cycle time	tkCY2	V _{DD} = 2.7 to 5.5 V		800			ns
				3200			ns
SCK20 high-/low-	t кн2,	V _{DD} = 2.7 to 5.5 V		400			ns
level width	t _{KL2}			1600			ns
SI20 setup time	tsık2	V _{DD} = 2.7 to 5.5 V		100			ns
(to SCK20↑)				150			ns
SI20 hold time	t _{KSI2}	V _{DD} = 2.7 to 5.5 V		400			ns
(from SCK20 [↑])				600			ns
SO20 output delay	t ks02	$R = 1 \text{ k}\Omega,$ $C = 100 \text{ pF}^{\text{Note}}$	V _{DD} = 2.7 to 5.5 V	0		300	ns
time from SCK20↓				0		1000	ns
SO20 setup time (for SS20↓ when	tkas2	tkAS2 VDD = 2.7 to 5.5 V				120	ns
SS20 is used)						400	ns
SO20 disable time	tkDS2	$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$				240	ns
(for SS20↑ when SS20 is used)						800	ns

 $\textbf{Note}\;\;\mathsf{R}\;\mathsf{and}\;\mathsf{C}\;\mathsf{are}\;\mathsf{the}\;\mathsf{load}\;\mathsf{resistance}\;\mathsf{and}\;\mathsf{load}\;\mathsf{capacitance}\;\mathsf{of}\;\mathsf{the}\;\mathsf{SO}\;\mathsf{output}\;\mathsf{line}.$

(iii) UART mode (Dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		V _{DD} = 2.7 to 5.5 V			78125	bps
					19531	bps




(iv) UART mode (external clock input)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
ASCK20 cycle time	tксүз	V _{DD} = 2.7 to 5.5 V	800			ns
			3200			ns
ASCK20 high-/low-	t кнз,	V _{DD} = 2.7 to 5.5 V	400			ns
level width	tкLз		1600			ns
Transfer rate		V _{DD} = 2.7 to 5.5 V			39063	bps
					9766	bps
ASCK20 rise/fall time	tr,				1	μs
	tF					




AC Timing Test Points (excluding CL1 input)




Clock Timing




TI Timing



Interrupt Input Timing




RESET Input Timing






Serial Transfer Timing


3-wire serial I/O mode:



3-wire serial I/O mode (when \$\overline{SS20}\$ is used):



UART mode (external clock input):





8-Bit A/D Converter Characteristics (µPD78912xA, 78912xA(A))

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, AV_{DD} = V_{DD} = 1.8 \text{ to } 5.5 \text{ V}, AV_{SS} = V_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			8	8	8	bit
Overall error ^{Note1,2}		V _{DD} = 2.7 to 5.5 V		±0.4	±0.6	%FSR
				±0.8	±1.2	%FSR
Conversion time	tconv	V _{DD} = 2.7 to 5.5 V	14		100	μs
			28		100	μs
Analog input voltage	VIAN		0		AV _{DD}	V

Notes 1. Excludes quantization error (±0.2%FSR).

2. It is indicated as a ratio to the full-scale value (%FSR).

10-Bit A/D Converter Characteristics (µPD78913xA, 78913xA(A))

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, AV_{DD} = V_{DD} = 1.8 \text{ to } 5.5 \text{ V}, AV_{SS} = V_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			10	10	10	bit
Overall error ^{Note1,2}		$4.5 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$		±0.2	±0.4	%FSR
		2.7 V ≤ V _{DD} < 4.5 V		±0.4	±0.6	%FSR
		1.8 V ≤ V _{DD} < 2.7 V		±0.8	±1.2	%FSR
Conversion time	tconv	$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$	14		100	μs
		1.8 V ≤ V _{DD} < 2.7 V	28		100	μs
Zero-scale error ^{Note1,2}		$4.5 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$			±0.4	%FSR
		2.7 V ≤ V _{DD} < 4.5 V			±0.6	%FSR
		1.8 V ≤ V _{DD} < 2.7 V			±1.2	%FSR
Full-scale error ^{Note1,2}		$4.5 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$			±0.4	%FSR
		2.7 V ≤ V _{DD} < 4.5 V			±0.6	%FSR
		1.8 V ≤ VDD < 2.7 V			±1.2	%FSR
Integral linearity	ILE	$4.5 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$			±2.5	LSB
error ^{Note1}		2.7 V ≤ VDD < 4.5 V			±4.5	LSB
		1.8 V ≤ V _{DD} < 2.7 V			±8.5	LSB
Differential linearity	DLE	$4.5 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$			±1.5	LSB
error ^{Note1}		2.7 V ≤ V _{DD} < 4.5 V			±2.0	LSB
		1.8 V ≤ V _{DD} < 2.7 V			±3.5	LSB
Analog input voltage	VIAN		0		AVD	V

Notes 1. Excludes quantization error (±0.05%FSR).

2. It is indicated as a ratio to the full-scale value (%FSR).




Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (TA = -40 to +85°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.8		5.5	V
Release signal set time	tsrel		0			μs
Oscillation	twait	Release by RESET		2 ⁷ /fcc		ms
stabilization wait time ^{Note}		Release by interrupt request		2 ⁷ /fcc		ms


Note The oscillation stabilization wait time is the period during which the CPU operation is stopped to avoid unstable operation at the beginning of oscillation.

Remark fcc: System clock oscillation frequency

Data Retention Timing (STOP mode release by RESET)




Data Retention Timing (Standby release signal: STOP mode release by interrupt signal)




12. EXAMPLE OF RC OSCILLATOR FREQUENCY CHARACTERISTICS (REFERENCE VALUES)






fcc vs V_{DD} (RC Oscillation, R = 4.7 k Ω , C= 22 pF)








13. PACKAGE DRAWING

30-PIN PLASTIC SSOP (7.62 mm (300))









NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
Α	9.85±0.15
В	0.45 MAX.
С	0.65 (T.P.)
D	$0.24^{+0.08}_{-0.07}$
Е	0.1±0.05
F	1.3±0.1
G	1.2
Н	8.1±0.2
I	6.1±0.2
J	1.0±0.2
K	0.17±0.03
L	0.5
М	0.13
N	0.10
Р	3°+5° -3°
Т	0.25
U	0.6±0.15
_	S30MC-65-5A4-2



14. RECOMMENDED SOLDERING CONDITIONS

The μ PD78912xA, 78913xA, 78912xA(A), and 78913xA(A) should be soldered and mounted under the following recommended conditions.

For the details of the recommended soldering conditions, refer to the document **Semiconductor Device**Mounting Technology Manual (C10535E). For soldering methods and conditions other than those recommended below, contact your NEC sales representative.

Table 14-1. Surface Mounting Type Soldering Conditions

```
\muPD789121AMC-xxx-5A4: 30-pin plastic SSOP (7.62 mm (300)) \muPD789122AMC-xxx-5A4: 30-pin plastic SSOP (7.62 mm (300)) \muPD789124AMC-xxx-5A4: 30-pin plastic SSOP (7.62 mm (300)) \muPD789131AMC-xxx-5A4: 30-pin plastic SSOP (7.62 mm (300)) \muPD789132AMC-xxx-5A4: 30-pin plastic SSOP (7.62 mm (300)) \muPD789134AMC-xxx-5A4: 30-pin plastic SSOP (7.62 mm (300)) \muPD789121AMC(A)-xxx-5A4: 30-pin plastic SSOP (7.62 mm (300)) \muPD789122AMC(A)-xxx-5A4: 30-pin plastic SSOP (7.62 mm (300)) \muPD789124AMC(A)-xxx-5A4: 30-pin plastic SSOP (7.62 mm (300)) \muPD789131AMC(A)-xxx-5A4: 30-pin plastic SSOP (7.62 mm (300)) \muPD789132AMC(A)-xxx-5A4: 30-pin plastic SSOP (7.62 mm (300)) \muPD789132AMC(A)-xxx-5A4: 30-pin plastic SSOP (7.62 mm (300)) \muPD789134AMC(A)-xxx-5A4: 30-pin plastic SSOP (7.62 mm (300))
```

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 sec. Max. (at 210°C or higher), Count: three times or less	IR35-00-3
VPS	Package peak temperature: 215°C, Time: 40 sec. Max. (at 200°C or higher), Count: three times or less	VP15-00-3
Wave soldering	Solder bath temperature: 260°C Max., Time: 10 sec. Max., Count: once, Preheating temperature: 120°C Max. (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300°C Max., Time: 3 sec. Max. (per pin row)	-

Caution Do not use different soldering methods together (except for partial heating).



APPENDIX A DEVELOPMENT TOOLS

The following development tools are available for system development using the μ PD78912xA, μ PD78913xA, μ PD78912xA(A), and μ PD78913xA(A).

Language Processing Software

RA78K0S ^{Notes 1, 2, 3}	Assembler package common to 78K/0S Series
CC78K0S ^{Notes 1, 2, 3}	C compiler package common to 78K/0S Series
DF789136 ^{Notes 1, 2, 3}	Device file for μPD789124A, 789134A Subseries

Flash Memory Writing Tools

Flashpro III	Dedicated flash programmer for on-chip flash memory
(Model number: FL-PR3 ^{Note 4} ,	
PG-FP3)	
FA-30MC ^{Note 4}	Flash memory writing adapter

Debugging Tools (1/2)

IE-78K0S-NS In-circuit emulator serves to debug hardware and software when developing application using a 78K/0S Series product. It supports the ID78K0S-NS integrated debugger. Use combination with an AC adapter, emulation probe, and interface adapter connecting to t machine.		
IE-70000-MC-PS-B AC adapter	Adapter used to supply power from a power outlet of 100 V AC to 240 V AC.	
IE-70000-98-IF-C Interface adapter	Adapter when PC-9800 series PC (except notebook type) is used as the IE-78K0S-NS host machine (C bus supported).	
IE-70000-CD-IF-A PC card interface	PC card and interface cable when notebook PC is used as the IE-78K0S-NS host machine (PCMCIA socket supported).	
IE-70000-PC-IF-C Interface adapter	Adapter when using an IBM PC/AT™ or compatible as the IE-78K0S-NS host machine.	
IE-70000-PCI-IF Interface adapter	Adapter when using PC that includes a PCI bus as the IE-78K0S-NS host machine.	
IE-789136-NS-EM1 Emulation board	Board for emulation of the peripheral hardware peculiar to a device. Used in combination with an in-circuit emulator.	
NP-36GS ^{Note 4}	Board used to connect the in-circuit emulator to the target system. For a 30-pin plastic SSOP (MC-5A4 type), used in combination with NGS-30.	
NGS-30 ^{Note 4} Conversion socket	Conversion socket used to connect the NP-36GS to the target system board designed to mount a 30-pin plastic SSOP (MC-5A4 type).	

Notes 1. PC-9800 series (Japanese Windows™) based

- 2. IBM PC/AT or compatibles (Japanese/English Windows) based
- **3.** HP9000 series 700[™] (HP-UX[™]), SPARCstation[™] (SunOS[™], Solaris[™]), or NEWS[™] (NEWS-OS[™]) based.
- 4. Products made by Naito Densei Machida Mfg. Co., Ltd. (Phone: +81-44-822-3813).

Remark RA78K0S, CC78K0S, and SM78K0S are used in combination with the DF789136.



Debugging Tools (2/2)

SM78K0S ^{Notes 1, 2}	System simulator common to 78K/0S Series
ID78K0S-NS ^{Notes 1, 2}	Integrated debugger common to 78K/0S Series
DF789136 ^{Notes 1, 2}	Device file for μPD789124A, 789134A Subseries

Real-time OS

MX78K0S ^{Notes 1, 2}	OS for 78K/0S Series
-------------------------------	----------------------

- Notes 1. PC-9800 series (Japanese Windows) based.
 - 2. IBM PC/AT or compatibles (Japanese/English Windows) based.



APPENDIX B RELATED DOCUMENTS

Documents Related to Devices

Decument Name	Document No.		
Document Name	Japanese	English	
μ PD789121A, 122A, 124A, 131A, 132A, 134A, 121A(A), 122A(A), 124A(A), 131A(A), 132A(A), 134A(A) Data Sheet	U14678J	This manual	
μPD78F9136A Data Sheet	To be prepared	To be prepared	
μPD789104A, 789114A, 789124A, 789134A Subseries User's Manual	To be prepared	To be prepared	
78K/0S Series User's Manual Instruction	U11047J	U11047E	
78K/0, 78K/0S Series Application Note Flash Memory Write	U14458J	U14458E	

Documents Related to Development Tools (User's Manuals)

Document Name		Document No.		
Document Name	Japanese	English		
RA78K0S Assembler Package	Operation	U11622J	U11622E	
	Assembly Language	U11599J	U11599E	
	Structured Assembly Language	U11623J	U11623E	
CC78K0S C Compiler	Operation	U11816J	U11816E	
	Language	U11817J	U11817E	
SM78K0S System Simulator Windows Based	Reference	U11489J	U11489E	
SM78K Series System Simulator	External Parts User Open Interface Specifications	U10092J	U10092E	
ID78K0S-NS Integrated Debugger Windows Based Reference		U12901J	U12901E	
IE-78K0S-NS In-circuit Emulator	U13549J	U13549E		
IE-789136-NS-EM1 Emulation Board	U14363J	U14363E		

Documents Related to Embedded Software (User's Manuals)

Document Name		Document No.	
		Japanese	English
78K/0S Series OS MX78K0S	Fundamental	U12938J	U12938E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.



Other Related Documents

Descriptors Marie	Document No.	
Document Name	Japanese	English
SEMICONDUCTORS SELECTION GUIDE Products & Packages (CD-ROM)	X13769X	
Semiconductor Device Mounting Technology Manual	C10535J	C10535E
Quality Grades on NEC Semiconductor Devices	C11531J	C11531E
NEC Semiconductor Device Reliability/Quality Control System	C10983J	C10983E
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892J	C11892E
Guide to Microcomputer-Related Products by Third Party	U11416J	_

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.



[MEMO]



NOTES FOR CMOS DEVICES -

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

EEPROM is a trademark of NEC Corporation.

Windows is either a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries.

PC/AT is a trademark of International Business Machines Corporation.

HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

Solaris and SunOS are trademarks of Sun Microsystems, Inc.

NEWS and NEWS-OS are trademarks of SONY Corporation.



Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- · Ordering information
- · Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)

Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130 800-729-9288

NEC Electronics (Germany) GmbH

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

NEC Electronics (UK) Ltd.

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Italiana s.r.l.

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

NEC Electronics (Germany) GmbH

Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

NEC Electronics (France) S.A.

Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

NEC Electronics (France) S.A.

Spain Office Madrid, Spain Tel: 91-504-2787 Fax: 91-504-2860

NEC Electronics (Germany) GmbH

Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388

NEC Electronics Hong Kong Ltd.

Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.

Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd.

United Square, Singapore 1130

Tel: 65-253-8311 Fax: 65-250-3583

NEC Electronics Taiwan Ltd.

Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951

NEC do Brasil S.A.

Electron Devices Division Rodovia Presidente Dutra, Km 214 07210-902-Guarulhos-SP Brasil

Tel: 55-11-6465-6810 Fax: 55-11-6465-6829

J99.1

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

- The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
- No part of this document may be copied or reproduced in any form or by any means without the prior written
 consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in
 this document.
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property
 rights of third parties by or arising from use of a device described herein or any other liability arising from use
 of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other
 intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these circuits,
 software, and information in the design of the customer's equipment shall be done under the full responsibility
 of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third
 parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:
 - "Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.
 - Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

M7 98.8