## DATA SHEET

## 8-BIT SINGLE-CHIP MICROCONTROLLERS

## DESCRIPTION

The $\mu$ PD780226 and $\mu$ PD780228 are members of the $\mu$ PD780228 Subseries of the $78 \mathrm{~K} / 0$ Series.
The FIPTM (VFD) controller/driver and N -ch open-drain port of the conventional $\mu$ PD78044H Subseries have been enhanced for the $\mu$ PD780228 Subseries.

A flash memory version, the $\mu$ PD78F0228, that can operate within the same power supply voltage range as the mask ROM version, and various development tools are under development.

The details of functions are described in the following user's manuals. Be sure to read them before designing.
$\mu$ PD780228 Subseries User's Manual : U12012E
78K/0 Series User's Manual Instructions : IEU-1372

## FEATURES

- I/O ports: 72 (sixteen N-ch open-drain I/O ports)
- Internal high-capacity ROM and RAM

| Part Number | Item <br> Program memory <br> (ROM) | Data memory |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  |  | Internal high-speed RAM | Internal expanded RAM | FIP display RAM |
| $\mu$ PD780226 | 48 Kbytes | 1024 bytes | 512 bytes | 96 bytes |
| $\mu$ PD780228 | 60 Kbytes |  |  |  |

- Minimum instruction execution time can be changed
- 8-bit resolution A/D converter: eight channels from high-speed ( $0.4 \mu \mathrm{~s}$ ) to low-speed ( $6.4 \mu \mathrm{~s}$ )
- Serial interface: one channel
- FIP controller/driver: 48 display outputs
- Timer: Four channels
(Universal grid supported)
- Power supply voltage: $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V


## APPLICATIONS

Compact-type integrated system components, separate-type system components, tuners, cassette tape decks, compact disc players, audio amplifiers, etc.

## ORDERING INFORMATION

| Part Number | Package |
| :---: | :---: |
| $\mu$ PD780226GF- $x \times \times-3 B A$ | 100-pin plastic QFP $(14 \times 20 \mathrm{~mm})$ |
| $\mu$ PD780228GF- $\times \times \times-3 B A$ | 100-pin plastic QFP $(14 \times 20 \mathrm{~mm})$ |

Remark $\times x \times$ indicates the ROM code suffix.

The information in this document is subject to change without notice.

## * 78K/0 Series Development

The following shows the $78 \mathrm{~K} / 0$ Series products development. Subseries names are shown inside frames.


Note Under planning

The following table shows the differences among subseries functions.

| Subseries name Function |  | ROM capacity | Timer |  |  |  | $\begin{gathered} 8-\text { bit } \\ \text { A/D } \end{gathered}$ | $\begin{gathered} 10-\mathrm{bit} \\ \text { A/D } \end{gathered}$ | $\begin{gathered} 8 \text {-bit } \\ \mathrm{D} / \mathrm{A} \end{gathered}$ | Serial interface | I/O | Vdo MIN. value | External expansion |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 8-bit | 16-bit | Watch | WDT |  |  |  |  |  |  |  |
| Control | $\mu$ PD78075B |  | 32 K to 40K | 4 ch | 1 ch | 1 ch | 1 ch | 8 ch | - | 2 ch | 3 ch (UART: 1 ch ) | 88 | 1.8 V | Available |
|  | $\mu$ PD78078 | 48 K to 60 K |  |  |  |  |  |  |  |  |  |  |  |
|  | $\mu$ PD78070A | - | 61 |  |  |  |  |  |  |  |  | 2.7 V |  |  |
|  | $\mu$ PD780058 | 24 K to 60K | 2 ch | 2 ch |  |  |  |  |  | 3 ch (Time division <br> UART: 1 ch ) | 68 | 1.8 V |  |  |
|  | $\mu \mathrm{PD} 78058 \mathrm{~F}$ | 48 K to 60K |  |  |  |  |  |  |  | 3 ch (UART: 1 ch ) | 69 | 2.7 V |  |  |
|  | $\mu$ PD78054 | 16 K to 60K |  |  |  |  |  |  |  |  |  | 2.0 V |  |  |
|  | $\mu$ PD780034 | 8 K to 32K |  | - |  |  |  | 8 ch | - | 3 ch (UART: 1 ch, Time division 3 -wire: 1 ch) | 51 | 1.8 V |  |  |
|  | $\mu$ PD780024 |  |  | 8 ch |  |  |  | - |  |  |  |  |  |  |
|  | $\mu \mathrm{PD78014H}$ |  |  |  |  |  |  |  |  | 2 ch | 53 |  |  |  |
|  | $\mu$ PD78018F | 8K to 60K |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\mu$ PD78014 | 8K to 32K |  |  |  |  |  |  |  |  |  | 2.7 V |  |  |
|  | $\mu$ PD780001 | 8K |  |  | - | - |  |  |  | 1 ch | 39 |  | - |  |
|  | $\mu$ PD78002 | 8K to 16K |  | 1 ch |  | - |  |  |  |  | 53 |  | Available |  |
|  | $\mu$ PD78083 |  |  | - |  | 8 ch |  |  |  | 1 ch (UART: 1 ch ) | 33 | 1.8 V | - |  |
| Inverter control | $\mu$ PD780964 | 8K to 32K | 3 ch | Note | - | 1 ch | - | 8 ch | - | 2 ch (UART: 2 ch$)$ | 47 | 2.7 V | Available |  |
|  | $\mu$ PD780924 |  |  |  |  |  | 8 ch | - |  |  |  |  |  |  |
| FIP driving | $\mu$ PD780208 | 32 K to 60K | 2 ch | 1 ch | 1 ch | 1 ch | 8 ch | - | - | 2 ch | 74 | 2.7 V | - |  |
|  | $\mu \mathrm{PD} 780228$ | 48 K to 60 K | 3 ch | - | - |  |  |  |  | 1 ch | 72 | 4.5 V |  |  |
|  | $\mu$ PD78044H | 32 K to 48 K | 2 ch | 1 ch | 1 ch |  |  |  |  |  | 68 | 2.7 V |  |  |
|  | $\mu$ PD78044F | 16K to 40K |  |  |  |  |  |  |  | 2 ch |  |  |  |  |
| LCD <br> driving | $\mu$ PD780308 | 48 K to 60K | 2 ch | 1 ch | 1 ch | 1 ch | 8 ch | - | - | 3 ch (Time division UART: 1 ch ) | 57 | 2.0 V | - |  |
|  | $\mu$ PD78064B | 32K |  |  |  |  |  |  |  | 2 ch (UART: 1 ch) |  |  |  |  |
|  | $\mu$ PD78064 | 16 K to 32K |  |  |  |  |  |  |  |  |  |  |  |  |
| IEBus supported | $\mu \mathrm{PD78098B}$ | 40 K to 60 K | 2 ch | 1 ch | 1 ch | 1 ch | 8 ch | - | 2 ch | 3 ch (UART: 1 ch ) | 69 | 2.7 V | Available |  |
|  | $\mu$ PD78098 | 32 K to 60K |  |  |  |  |  |  |  |  |  |  |  |  |
| Meter driving | $\mu$ PD780973 | 24K to 32K | 3 ch | 1 ch | 1 ch | 1 ch | 5 ch | - | - | 2 ch (UART: 1 ch) | 56 | 4.5 V | - |  |
| LV | $\mu$ PD78P0914 | 32K | 6 ch | - | - | 1 ch | 8 ch | - | - | 2 ch | 54 | 4.5 V | Available |  |

Note 10-bit timer: 1 channel

## FUNCTION OVERVIEW

| Product Name <br> Item |  | $\mu \mathrm{PD} 780226$ | $\mu$ PD780228 |
| :---: | :---: | :---: | :---: |
| Internal memory | ROM | 48 Kbytes | 60 Kbytes |
|  | High-speed RAM | 1024 bytes |  |
|  | Expansion RAM | 512 bytes |  |
|  | FIP display RAM | 96 bytes |  |
| General-purpose register |  | 8 bits $\times 32$ registers (8 bits $\times 8$ reg |  |
| Minimum instruction execution time |  | - On-chip minimum instruction exec <br> - $0.4 \mu \mathrm{~s} / 0.8 \mu \mathrm{~s} / 1.6 \mu \mathrm{~s} / 3.2 \mu \mathrm{~s} / 6.4 \mu \mathrm{~s}$ | function <br> tion with main system clock) |
| Instruction set |  | - Multiply/divide ( 8 bits $\times 8$ bits, 16 <br> - Bit manipulate (set, reset, test, Bo |  |
| I/O ports (including alternate function pins for FIP) |  | Total $: 72$ <br> - CMOS inputs $: 8$ <br> - CMOS I/Os $: 16$ <br> - N-ch open-drain I/Os $: 16$ <br> - P-ch open-drain I/Os $: 24$ <br> - P-ch open-drain outputs $: 8$ |  |
| FIP controller/driver |  | Total of display outputs $: 48$ <br> - 10-mA display current $: 16$ <br> - 3-mA display current $: 32$ |  |
| A/D converter |  | - 8 -bit resolution $\times 8$ channels <br> - Power supply voltage: AVDD $=4.5$ |  |
| Serial interface |  | 3 -wired serial interface I/O mode: 1 |  |
| Timer |  | - 8-bit remote control timer <br> - 8-bit PWM timer <br> - Watchdog timer |  |
| Timer output |  | 2 (8-bit PWM output is available) |  |
| Vectored interrupt sources | Maskable | Internal: 6, external: 4 |  |
|  | Non-maskable | Internal: 1 |  |
|  | Software | 1 |  |
| Power supply voltage |  | V DD $=4.5$ to 5.5 V |  |
| Package |  | 100-pin plastic QFP ( $14 \times 20 \mathrm{~mm}$ ) |  |

## CONTENTS

1. PIN CONFIGURATION (TOP VIEW) ..... 6
2. BLOCK DIAGRAM ..... 8
3. PIN FUNCTION LIST ..... 9
3.1 Port Pins ..... 9
3.2 Non-port Pins ..... 11
3.3 Pin I/O Circuits and Recommended Connection of Unused Pins ..... 12
4. MEMORY SPACE ..... 14
5. PERIPHERAL HARDWARE FUNCTION FEATURES ..... 15
5.1 Port ..... 15
5.2 Clock Generator ..... 16
5.3 Timer/Event Counter ..... 16
5.4 A/D Converter ..... 18
5.5 Serial Interface ..... 19
5.6 FIP Controller/Driver ..... 19
6. INTERRUPT FUNCTIONS ..... 21
7. STANDBY FUNCTION ..... 24
8. RESET FUNCTION ..... 24
9. INSTRUCTION SET ..... 25
$\star$
10. ELECTRICAL SPECIFICATIONS ..... 27
11. PACKAGE DRAWING ..... 42
12. RECOMMENDED SOLDERING CONDITIONS ..... 43
APPENDIX A. DEVELOPMENT TOOLS ..... 44
APPENDIX B. RELATED DOCUMENTS ..... 46

## 1. PIN CONFIGURATION (TOP VIEW)

- 100-pin plastic QFP ( $14 \times 20 \mathrm{~mm}$ )
$\mu$ PD780226GF- $x \times x-3 B A, 780228 G F-x \times x-3 B A$


Cautions 1. Connect directly the IC (Internally Connected) pin to Vss1.
2. Connect AVdd pin to Vdd1.
3. Connect AVss pin to Vss1.

Remark When the $\mu$ PD780226 or $\mu$ PD780228 is used in application fields that require reduction of the noise from inside the microcontroller, the implementation of noise reduction measures, such as supplying voltage to VDDo and VDD1 individually and connecting Vsso and Vss1 to different ground lines, is recommended.

| ANI0 to ANI7 | $:$ Analog Input |
| :--- | :--- |
| AVDD | : Analog Power Supply |
| AVss | : Analog Ground |
| FIP0 to FIP47 | : Fluorescent Indicator Panel |
| IC | : Internally Connected |
| INTP0 and INTP1 | : Interrupt from Peripherals |
| P00 and P01 | : Port 0 |
| P10 to P17 | : Port 1 |
| P20 to P25 | : Port 2 |
| P40 to P47 | : Port 4 |
| P50 to P57 | : Port 5 |
| P60 to P67 | : Port 6 |
| P70 to P77 | : Port 7 |


| P80 to P87 | : Port 8 |
| :--- | :--- |
| P90 to P97 | : Port 9 |
| $\frac{\text { P100 to P107 }}{\underline{\text { RESET }}}$ | : Port 10 |
| $\frac{\text { SCK }}{}$ | : Reset |
| SI | : Serial Clock |
| SO | : Serial Input |
| TI1 | Serial Output |
| TIO50 and TIO51 | : Timer Input |
| VdDo to VDD2 | : Power Supply |
| VLOAD | : Negative Power Supply |
| Vsso and Vss1 | : Ground |
| X1, and X2 | : Crystal |

## 2. BLOCK DIAGRAM



Remark The internal ROM capacity differs depending on the product.

## 3. PIN FUNCTION LIST

3.1 Port Pins (1/2)

| Pin Name | I/O | Function | After Reset | Alternate Function |
| :---: | :---: | :---: | :---: | :---: |
| P00 | I/O | Port 0. <br> 2-bit I/O port. <br> Input/output can be specified bit-wise. <br> When used as an input port, an on-chip pull-up resistor can be connected by means of software. | Input | INTP0 |
| P01 |  |  |  | INTP1 |
| P10 to P17 | Input | Port 1. <br> 8-bit input only port. | Input | ANIO to ANI7 |
| P20 | I/O | Port 2. <br> 6-bit I/O port. <br> Input/output can be specified bit-wise. <br> When used as an input port, an on-chip pull-up resistor can be connected by means of software. | Input | $\overline{\text { SCK }}$ |
| P21 |  |  |  | SO |
| P22 |  |  |  | SI |
| P23 |  |  |  | TI1 |
| P24 |  |  |  | TIO50 |
| P25 |  |  |  | TIO51 |
| P40 to P47 | I/O | Port 4. <br> 8-bit I/O port. <br> Input/output can be specified bit-wise. <br> LEDs can be driven directly. <br> When used as an input port, an on-chip pull-up resistor can be connected by means of software. | Input | - |
| P50 to P57 | I/O | Port 5. <br> N -ch open-drain 8-bit medium-voltage I/O port. Input/output can be specified bit-wise. <br> LEDs can be driven directly. <br> A pull-up resistor can be incorporated bit-wise by mask option. | Input | - |
| P60 to P67 | I/O | Port 6. <br> N -ch open-drain 8 -bit medium-voltage I/O port. Input/output can be specified bit-wise. <br> LEDs can be driven directly. <br> A pull-up resistor can be incorporated bit-wise by mask option. | Input | - |

### 3.1 Port Pins (2/2)

| Pin Name | I/O | Function <br> F70 to P77 | I/O | Port 7. <br> P-ch open-drain 8-bit high-voltage I/O port. <br> Input/output can be specified bit-wise. <br> LEDs can be driven directly. <br> A pull-down resistor can be incorporated bit-wise by mask option. |
| :--- | :---: | :--- | :--- | :--- |
| P80 to P87 | I/O | Port 8. <br> P-ch open-drain 8-bit high-voltage I/O port. <br> Input/output can be specified bit-wise. <br> A pull-down resistor can be incorporated bit-wise by mask option. | Input | FIP16 to FIP23 |
| P90 to P97 | I/O | Port 9. <br> P-ch open-drain 8-bit high-voltage I/O port. <br> Input/output can be specified bit-wise. <br> A pull-down resistor can be incorporated bit-wise by mask option. | Input | FIP24 to FIP31 |
| P100 to P107 | Output | Port 10. <br> P-ch open-drain 8-bit high-voltage I/O port. <br> A pull-down resistor can be incorporated bit-wise by mask option. | Input | FIP32 to FIP39 |

### 3.2 Non-port Pins

| Pin Name | I/O | Function | After Reset | Alternate Function |
| :---: | :---: | :---: | :---: | :---: |
| INTPO | Input | Effective edge (rising edge, falling edge, or both rising and falling edges) can be specified. <br> External interrupt request input. | Input | P00 |
| INTP1 |  |  |  | P01 |
| $\overline{\text { SCK }}$ | I/O | Serial interface serial clock I/O. | Input | P20 |
| SO | Output | Serial interface serial data output. | Input | P21 |
| SI | Input | Serial interface serial data input. | Input | P22 |
| TI1 | Input | 8-bit remote control timer (TM1) timer input. | Input | P23 |
| TIO50 | I/O | 8-bit PWM timer (TM50) capture trigger input/timer output. | Input | P24 |
| TIO51 | I/O | 8-bit PWM timer (TM51) capture trigger input/timer output. | Input | P25 |
| FIP0 to FIP15 | Output | FIP controller/driver high-voltage withstand large current output. | Output | - |
| FIP16 to FIP23 |  |  | Input | P70 to P77 |
| FIP24 to FIP31 |  |  |  | P80 to P87 |
| FIP32 to FIP39 |  |  |  | P90 to P97 |
| FIP40 to FIP47 |  |  |  | P100 to P107 |
| Vload | - | FIP controller/driver pull-down resistor connection. | - | - |
| $\overline{\text { RESET }}$ | Input | System reset input. | - | - |
| X1 | Input | Crystal connection for main system clock oscillation. | - | - |
| X2 | - |  | - | - |
| ANIO to ANI7 | Input | A/D converter analog input. | Input | P10 to P17 |
| AV ${ }_{\text {dd }}$ | - | A/D converter analog power supply (the same potential with Vodi). | - | - |
| AVss | - | A/D converter ground potential (the same potential with Vss1). | - | - |
| Vodo | - | Positive power supply for ports. | - | - |
| VDD1 | - | Positive power supply except for ports, analog, and FIP controller/driver. | - | - |
| VDD2 | - | Positive power supply for FIP controller/driver. | - | - |
| Vsso | - | Ground potential for ports. | - | - |
| Vss1 | - | Ground potential except for ports and analog. | - | - |
| IC | - | Internal connection. Connect directly to Vssi pin. | - | - |

### 3.3 Pin I/O Circuits and Recommended Connection of Unused Pins

The I/O circuit type of each pin and the recommended connection of unused pins are shown in Table 3-1.
For the I/O circuit configuration of each type, see Figure 3-1.

Table 3-1. Types of Pin I/O Circuits

| Pin Name | I/O Circuit Type | I/O | Recommended Connection of Unused Pins |
| :---: | :---: | :---: | :---: |
| P00/INTPO | 8-C | I/O | Individually connect to Vsso via a resistor. |
| P01/INTP1 |  |  |  |
| P10/ANI0 to P17/ANI7 | 9 | Input |  |
| P20/SCK | 8-C | I/O | Individually connect to Vddo or Vsso via a resistor. |
| P21/SO | $5-\mathrm{H}$ |  |  |
| P22/SI | 8-C |  |  |
| P23/TI1 |  |  |  |
| P24/TIO50 |  |  |  |
| P25/TIO51 |  |  |  |
| P40 to P47 |  |  |  |
| P50 to P57 | 13-J | I/O | Individually connect to Vodo via a resistor. |
| P60 to P67 |  |  |  |
| P70/FIP16 to P77/FIP23 | 15-F | I/O | Individually connect to Vddo or Vsso via a resistor. |
| P80/FIP24 to P87/FIP31 |  |  |  |
| P90/FIP32 to P97/FIP39 |  |  |  |
| P100/FIP40 to P107/FIP47 | 14-F | Output |  |
| FIP0 to FIP15 | 14-C | Output |  |
| RESET | 2 | Input | - |
| AVdd | - | - | Connect to VDD1. |
| AVss |  |  | Connect to Vss1. |
| Aload |  |  |  |
| IC |  |  | Connect to Vss1 directly. |

Figure 3-1. Pin I/O Circuits


## 4. MEMORY SPACE

The memory map of the $\mu$ PD780226 and $\mu$ PD780228 is shown in Figure 4-1.

Figure 4-1. Memory Map


Note The internal ROM capacity differs depending on the product (see the table below).

| Part Number | Internal ROM Last Address <br> nnnnH |
| :--- | :--- |
| $\mu$ PD780226 | BFFFH |
| $\mu$ PD780228 | EFFFH |

## 5. PERIPHERAL HARDWARE FUNCTION FEATURES

### 5.1 Port

There are five kinds of I/O ports.

- CMOS inputs (Port 1) : 8
- CMOS I/Os (Ports 0, 2, 4) : 16
- N-ch open-drain I/Os (Ports 5, 6) : 16
- P-ch open-drain I/Os (Ports 7 to 9) : 24
- P-ch open-drain outputs (Port 10) : 8

Table 5-1. Functions of Ports

| Name | Pin Name | Function |
| :---: | :---: | :---: |
| Port 0 | P00 and P01 | I/O port. Input/output is specifiable bit-wise. <br> When using as an input port, an on-chip resistor can be connected by means of software. |
| Port 1 | P10 to P17 | Input only port. |
| Port 2 | P20 to P25 | I/O port. Input/output is specifiable bit-wise. <br> When using as an input port, an on-chip resistor can be connected by means of software. |
| Port 4 | P40 to P47 | I/O port. Input/output is specifiable bit-wise. <br> When using as an input port, an on-chip resistor can be connected by means of software. LEDs can be driven directly. |
| Port 5 | P50 to P57 | N -ch open-drain medium-voltage I/O port. Input/output is specifiable bit-wise. A pull-up resistor can be incorporated bit-wise by mask option. <br> LEDs can be driven directly. |
| Port 6 | P60 to P67 | N -ch open-drain medium-voltage I/O port. Input/output is specifiable bit-wise. A pull-up resistor can be incorporated bit-wise by mask option. LEDs can be driven directly. |
| Port 7 | P70 to P77 | P-ch open-drain high-voltage I/O port. Input/output is specifiable bit-wise. A pull-down resistor can be incorporated bit-wise by mask option. |
| Port 8 | P80 to P87 | P-ch open-drain high-voltage I/O port. Input/output is specifiable bit-wise. A pull-down resistor can be incorporated bit-wise by mask option. |
| Port 9 | P90 to P97 | P-ch open-drain high-voltage I/O port. Input/output is specifiable bit-wise. A pull-down resistor can be incorporated bit-wise by mask option. |
| Port 10 | P100 to P107 | P-ch open-drain high-voltage output port. <br> A pull-down resistor can be incorporated bit-wise by mask option. |

### 5.2 Clock Generator

The minimum instruction execution time can be changed.

- $0.4 \mu \mathrm{~s} / 0.8 \mu \mathrm{~s} / 1.6 \mu \mathrm{~s} / 3.2 \mu \mathrm{~s} / 6.4 \mu \mathrm{~s}$ (@ $5.0-\mathrm{MHz}$ operation with main system clock)

Figure 5-1. Clock Generator Block Diagram


### 5.3 Timer/Event Counter

Four timer/event counter channels are incorporated.

- 8-bit remote control timer : 1 channel
- 8-bit PWM timer : 2 channels
- Watchdog timer : 1 channel

Table 5-2. Types and Functions of Timer/Event Counters

|  |  | 8-bit Remote/ <br> Control Timer | 8-bit PWM <br> Timer | Watchdog Timer |
| :--- | :--- | :---: | :---: | :---: |
| Type | Interval timer | - | 2 channels | 1 channel |
|  | External event counter | - | 2 channels | - |
|  | Timer output | - | 2 outputs | - |
|  | PWM output | - | 2 outputs | - |
|  | Pulse width measurement | 1 input | 2 inputs | - |
|  | Square wave output | - | 2 outputs | - |
|  | Interrupt request | 2 | 2 | 1 |

Figure 5-2. 8-Bit Remote Control Timer Block Diagram


Figure 5-3. 8-Bit PWM Timer Block Diagram


Figure 5-4. Watchdog Timer Block Diagram


### 5.4 A/D Converter

An 8-bit resolution 8-channel A/D converter is incorporated.
A/D conversion starts by software only.

Figure 5-5. A/D Converter Block Diagram


### 5.5 Serial Interface

A 1-channel clocked serial interface is incorporated.
The serial interface operates in the MSB-first fixed 3-wired serial I/O mode.

Figure 5-6. Serial Interface Block Diagram


### 5.6 FIP Controller/Driver

An FIP controller/driver with the following functions is incorporated.
(a) Total number of display outputs: 48. Output of 16 patterns is enabled.
(b) 96-byte display RAM is provided to enable display signal output by reading display data automatically (direct memory access).
(c) A port pin which is not used for FIP display can be used as an output port or an I/O port (except for FIP 0 to FIP 15, which are FIP output only pins).
(d) The luminance can be adjusted in 8 stages with display mode register 1 (DSPM1).
(e) Hardware taking into consideration the key scan application is incorporated.
(f) Whether the key scan timing is inserted or not is selectable.
(g) A high-voltage output buffer (FIP driver) that can drive the FIP directly is incorporated.
(h) The FIP output pin can incorporate the pull-down resistor by mask option (A pull-down resistor is preinstalled to pins FIP0 to 15).

Figure 5-7. FIP Controller/Driver Block Diagram


## 6. INTERRUPT FUNCTIONS

There are twelve interrupt functions of three different kinds, as shown below.

- Non-maskable : 1
- Maskable : 10
- Software : 1

Table 6-1. Interrupt Source List

| Interrupt Type | Default <br> Priority Note 1 | Interrupt Source |  | Internal/ <br> External | Vector Table Address | Basic Configuration Type ${ }^{\text {Note } 2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Name | Trigger |  |  |  |
| Nonmaskable | - | INTWDT | Watchdog timer overflow (when watchdog timer mode 1 is selected) | Internal | 0004H | (A) |
| Maskable | 0 | INTWDT | Watchdog timer overflow (when interval timer mode is selected) |  |  | (B) |
|  | 1 | INTP0 | Pin input edge detection | External | 0006H | (C) |
|  | 2 | INTP1 |  |  | 0008H |  |
|  | 3 | INTTM10 | Timer input edge detection |  | 000AH | (D) |
|  | 4 | INTTM11 |  |  | 000 CH |  |
|  | 5 | INTKS | Key scan timing from FIP controller/driver | Internal | 000EH | (B) |
|  | 6 | INTCSI3 | Serial interface transfer termination |  | 0010H |  |
|  | 7 | INTTM50 | 8-bit timer (TM50) match |  | 0012H |  |
|  | 8 | INTTM51 | 8-bit timer (TM51) match |  | 0014H |  |
|  | 9 | INTAD | A/D conversion termination |  | 0016H |  |
| Software | - | BRK | BRK instruction execution | - | 003EH | (E) |

Notes 1. Default priority is a priority order when more than one maskable interrupt requests are generated simultaneously. 0 is the highest priority and 9 the lowest priority.
2. Basic configuration types (A) to (E) correspond to those shown in Figure 6-1.

Figure 6-1. Basic Interrupt Function Configuration (1/2)
(A) Internal non-maskable interrupt

(B) Internal maskable interrupt

(C) External maskable interrupt (INTPO, INTP1)


Figure 6-1. Basic Interrupt Function Configuration (2/2)
(D) External maskable interrupt

(E) Software interrupt


IF : Interrupt request flag
IE : Interrupt enable flag
ISP : In-service priority flag
MK : Interrupt mask flag
PR: Priority specification flag

## 7. STANDBY FUNCTION

The standby function is a function to reduce the current consumption. There are the following two kinds of standby functions.

- HALT mode : Halts the CPU operating clock and can reduce the average consumption current by intermittent operation along with normal operation.
- STOP mode : Halts the main system clock oscillation. Halts all operations with the main system clock and sets ultra-low power dissipation state with the subsystem clock only.

Figure 7-1. Standby Function


## 8. RESET FUNCTION

There are the following two kinds of resetting methods.

- External reset by the RESET input
- Internal reset by watchdog timer runaway time detection


## 9. INSTRUCTION SET

(1) 8-bit instructions

MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, ROR4, ROL4, PUSH, POP, DBNZ

| 2nd operand 1st operand | \#byte | A | $\mathrm{r}^{\text {Note }}$ | sfr | saddr | !addr16 | PSW | [DE] | [HL] | $\begin{gathered} {[H L+\text { byte }]} \\ {[H L+B]} \end{gathered}$ $[\mathrm{HL}+\mathrm{C}]$ | \$addr16 | 1 | None |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | ADD <br> ADDC <br> SUB <br> SUBC <br> AND <br> OR <br> XOR <br> CMP |  | MOV <br> XCH <br> ADD <br> ADDC <br> SUB <br> SUBC <br> AND <br> OR <br> XOR <br> CMP | $\begin{aligned} & \mathrm{MOV} \\ & \mathrm{XCH} \end{aligned}$ | MOV <br> XCH <br> ADD <br> ADDC <br> SUB <br> SUBC <br> AND <br> OR <br> XOR <br> CMP | MOV <br> XCH <br> ADD <br> ADDC <br> SUB <br> SUBC <br> AND <br> OR <br> XOR <br> CMP | MOV | $\begin{aligned} & \mathrm{MOV} \\ & \mathrm{XCH} \end{aligned}$ | MOV <br> XCH <br> ADD <br> ADDC <br> SUB <br> SUBC <br> AND <br> OR <br> XOR <br> CMP | MOV <br> XCH <br> ADD <br> ADDC <br> SUB <br> SUBC <br> AND <br> OR <br> XOR <br> CMP |  | ROR <br> ROL <br> RORC <br> ROLC |  |
| r | MOV | MOV <br> ADD <br> ADDC <br> SUB <br> SUBC <br> AND <br> OR <br> XOR <br> CMP |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \mathrm{INC} \\ & \mathrm{DEC} \end{aligned}$ |
| B, C |  |  |  |  |  |  |  |  |  |  | DBNZ |  |  |
| sfr | MOV | MOV |  |  |  |  |  |  |  |  |  |  |  |
| saddr | MOV <br> ADD <br> ADDC <br> SUB <br> SUBC <br> AND <br> OR <br> XOR <br> CMP | MOV |  |  |  |  |  |  |  |  | DBNZ |  | $\begin{aligned} & \hline \text { INC } \\ & \text { DEC } \end{aligned}$ |
| !addr16 |  | MOV |  |  |  |  |  |  |  |  |  |  |  |
| PSW | MOV | MOV |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { PUSH } \\ & \text { POP } \end{aligned}$ |
| [DE] |  | MOV |  |  |  |  |  |  |  |  |  |  |  |
| [HL] |  | MOV |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { ROR4 } \\ & \text { ROL4 } \end{aligned}$ |
| $\begin{aligned} & {[\mathrm{HL}+\text { byte }]} \\ & {[\mathrm{HL}+\mathrm{B}]} \\ & {[\mathrm{HL}+\mathrm{C}]} \\ & \hline \end{aligned}$ |  | MOV |  |  |  |  |  |  |  |  |  |  |  |
| X |  |  |  |  |  |  |  |  |  |  |  |  | MULU |
| C |  |  |  |  |  |  |  |  |  |  |  |  | DIVUW |

Note Except $\mathrm{r}=\mathrm{A}$
(2) 16-bit instructions

MOVW, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

| 2nd operand <br> 1st operand | \#word | AX | rp ${ }^{\text {Note }}$ | sfrp | saddrp | !addr16 | SP | None |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AX | ADDW SUBW CMPW |  | MOVW XCHW | MOVW | MOVW | MOVW | MOVW |  |
| rp | MOVW | MOVW ${ }^{\text {Note }}$ |  |  |  |  |  | INCW,DECW PUSH, POP |
| sfrp | MOVW | MOVW |  |  |  |  |  |  |
| saddrp | MOVW | MOVW |  |  |  |  |  |  |
| !addr16 |  | MOVW |  |  |  |  |  |  |
| SP | MOVW | MOVW |  |  |  |  |  |  |

Note Only when $r p=B C, D E, H L$

## (3) Bit manipulation instructions

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR

| 2nd operand <br> 1st operand | A.bit | sfr.bit | saddr.bit | PSW.bit | [HL].bit | CY | \$addr16 | None |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A.bit |  |  |  |  |  | MOV1 | BT <br> BF <br> BTCLR | $\begin{aligned} & \text { SET1 } \\ & \text { CLR1 } \end{aligned}$ |
| sfr.bit |  |  |  |  |  | MOV1 | BT <br> BF <br> BTCLR | SET1 <br> CLR1 |
| saddr.bit |  |  |  |  |  | MOV1 | BT <br> BF <br> BTCLR | $\begin{aligned} & \hline \text { SET1 } \\ & \text { CLR1 } \end{aligned}$ |
| PSW.bit |  |  |  |  |  | MOV1 | BT <br> BF <br> BTCLR | SET1 <br> CLR1 |
| [HL].bit |  |  |  |  |  | MOV1 | BT BF BTCLR | $\begin{aligned} & \text { SET1 } \\ & \text { CLR1 } \end{aligned}$ |
| CY | MOV1 <br> AND1 <br> OR1 <br> XOR1 | MOV1 <br> AND1 <br> OR1 <br> XOR1 | MOV1 <br> AND1 <br> OR1 <br> XOR1 | MOV1 <br> AND1 <br> OR1 <br> XOR1 | MOV1 <br> AND1 <br> OR1 <br> XOR1 |  |  | SET1 CLR1 NOT1 |

(4) Call instruction/branch instructions

CALL, CALLF, CALLT, BR, BC, BNC, BZ, BNZ, BT, BF, BTCLR, DBNZ

| 2nd operand <br> 1st operand | AX | !addr16 | !addr11 | [addr5] | \$addr16 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Basic instruction | BR | CALL <br> BR | CALLF | CALLT | BR, BC, BNC, <br> BZ, BNZ |
| Compound <br> instruction |  |  |  |  | BT, BF, <br> BTCLR <br> DBNZ |

## (5) Other instructions

ADJBA, ADJBS, BRK, RET, RETI, RETB, SEL, NOP, EI, DI, HALT, STOP
10. ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS ( $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions |  | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | Vdo |  |  | -0.3 to +6.5 | V |
|  | Vload |  |  | $V_{D D}-40$ to $V_{D D}+0.3$ | V |
|  | AVDD |  |  | -0.3 to $V_{D D}+0.3$ | V |
|  | AVss |  |  | -0.3 to +0.3 | V |
| Input voltage | $\mathrm{V}_{11}$ | P00, P01, P10 to P17 (except analog input pin), P20 to P25, P40 to P47, X1, X2, RESET |  | -0.3 to VDD +0.3 | V |
|  | V12 | P50 to P57, P60 to P67 | N-ch open drain | -0.3 to +13 Note 1 | V |
|  | $\mathrm{V}_{13}$ | P70 to P77, P80 to P87, P90 to P97 | P -ch open drain | $V_{D D}-40$ to $V_{D D}+0.3$ | V |
| Output voltage | Vo1 | P00, P01, P10 to P17, P20 to P25, P40 to P47 |  | -0.3 to VDD +0.3 | V |
|  | Vo2 | P50 to P57, P60 to P67 | N-ch open drain | -0.3 to $+13{ }^{\text {Note } 1}$ | V |
|  | Vod | P70 to P77, P80 to P87, P90 to P97, P100 to P107 | P-ch open drain | $V_{D D}-40$ to $V_{\text {dd }}+0.3$ | V |
| Analog input voltage | VAN | ANIO to ANI7 | Analog input pins | $A V_{s s}$ to $A V_{\text {do }}$ | V |
| High-level | loh | 1 pin of P00, P01, P20 to P25, P40 to P47 |  | -10 | mA |
| output current |  | Total for P00, P01, P20 to P25, P40 to P47 |  | -30 | mA |
|  |  | 1 pin of FIP0 to FIP15 |  | -15 | mA |
|  |  | 1 pin of FIP16 to FIP47 (P7 to P10) |  | -5 | mA |
|  |  | Total for FIP0 to FIP47 |  | -225 | mA |
| Low-level output current | lob | 1 pin of P00, P01, P20 to P25 | r.m.s. | 10 | mA |
|  |  | 1 pin of P40 to P47, P50 to P57, P60 to P67 | r.m.s. | 20 | mA |
|  |  | Total for P00, P01, P20 to P25, P40 to P47, P50 to P57, P60 to P67 | r.m.s. | 260 | mA |
| Total power dissipation | PTNote 2 | $\mathrm{T}_{\mathrm{A}}=-40$ to $+60^{\circ} \mathrm{C}$ |  | 800 | mW |
|  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  | 600 | mW |
| Operating ambient temperature | TA |  |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ |  |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Caution Product quality may suffer if the absolute maximum rating is exceeded for even a single parameter, even momentarily. In other words, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions which ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, alternate-function pin characteristics are the same as port pin characteristics.

Notes 1. With the mask option, the range of the internal pull-up resistor pin is -0.3 to $\mathrm{VDD}+0.3$.
2. Total power dissipation differs depending on the temperature (see the following figure).


## How to calculate total power dissipation

Total power dissipation of the $\mu$ PD780226 and 780228 can be divided to the following three. The sum of the three power dissipation should be less than the total power dissipation PT rated in the above figure ( $80 \%$ or less of ratings is recommended).
<1> CPU power dissipation: calculate Vdd (MAX.) $\times \operatorname{ldd}(M A X).$.
<2> Output pin power dissipation: Power dissipation when maximum current flows into FIP output pins.
<3> Pull-down resistor power dissipation: Power dissipation by the pull-down resistors incorporated in FIP output pins by mask option.

The following is how to calculate total power dissipation for the example in Figure 10-1.

Example Assume the following conditions:
VDD $=5.5 \mathrm{~V}, 5.0-\mathrm{MHz}$ oscillation
Supply current (IDD) $=21.0 \mathrm{~mA}$
FIP output:
11 grids $\times 10$ segments (Blanking width $=1 / 16$ )
Maximum current at the grid pin is 10 mA .
Maximum current at the segment pin is 3 mA .
At the key scan timing, FIP output pin is OFF.
FIP output voltage: grid $\mathrm{Vod}=\mathrm{V} D \mathrm{D}-2 \mathrm{~V}$ (voltage drop of 2 V )
segments $\quad$ Vod $=\mathrm{V} D \mathrm{D}-0.5 \mathrm{~V}$ (voltage drop of 0.5 V )
Fluorescent display control voltage (VLOAD) $=-35 \mathrm{~V}$
Mask option pull-down resistor $=25 \mathrm{k} \Omega$

By placing the above conditions in calculation $<1>$ to $<3>$, the total dissipation can be worked out.
<1> CPU power dissipation: $5.5 \mathrm{~V} \times 21.0 \mathrm{~mA}=115.5 \mathrm{~mW}$
<2> Output pin power dissipation:

Grid $\quad($ VDD - VOD $) \times \frac{\text { Total current value of each grid }}{\text { The number of grids }+1} \times(1-$ Blanking width $)$

$$
=2 \mathrm{~V} \times \frac{10 \mathrm{~mA} \times 11 \text { Grids }}{11 \text { Grids }+1} \times\left(1-\frac{1}{16}\right)=17.2 \mathrm{~mW}
$$

Segment $\quad\left(V_{D D}-V_{O D}\right) \times \frac{\text { Total segment current value of illuminated dots }}{\text { The number of grids }+1} \times(1-$ Blanking width $)$
$=0.5 \mathrm{~V} \times \frac{3 \mathrm{~mA} \times 31 \text { Dots }}{11 \text { Grids }+1} \times\left(1-\frac{1}{16}\right)=3.6 \mathrm{~mW}$
<3> Pull-down resistor power dissipation:

Grid $\quad \frac{(\text { Vod }- \text { VLOAD })^{2}}{\text { Pull-down resistor value }} \times \frac{\text { The number of grids }}{\text { The number of grids }+1} \times(1-$ Blanking width $)$

$$
=\frac{(5.5 \mathrm{~V}-2 \mathrm{~V}-(-35 \mathrm{~V}))^{2}}{25 \mathrm{k} \Omega} \times \frac{11 \text { Grids }}{11 \text { Grids }+1} \times\left(1-\frac{1}{16}\right)=50.9 \mathrm{~mW}
$$

Segment $\frac{\left(\text { VOD }- \text { VLOAD }^{2}\right.}{\text { Pull-down resistor value }} \times \frac{\text { The number of illuminated dots }}{\text { The number of grids }+1} \times(1-$ Blanking width $)$

$$
=\frac{(5.5 \mathrm{~V}-0.5 \mathrm{~V}-(-35 \mathrm{~V}))^{2}}{25 \mathrm{k} \Omega} \times \frac{31 \text { dots }}{11 \text { Grids }+1} \times\left(1-\frac{1}{16}\right)=155.0 \mathrm{~mW}
$$

Total power dissipation $=\langle 1\rangle+\langle 2\rangle+\langle 3\rangle=115.5+17.2+3.6+50.9+155.0=342.2 \mathrm{~mW}$

In this example, the total power dissipation does not exceed the rating of the total power dissipation, so there is no problem in power dissipation.

However, when the total power dissipation exceeds the rating of the total power dissipation, it is necessary to lower the power dissipation. To reduce power dissipation, reduce the number of pull-down resistors.

Figure 10-1. Display Example of 10 Segments-11 Digits


MAIN SYSTEM CLOCK OSCILLATION CIRCUIT CHARACTERISTICS ( $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{VdD}=4.5$ to 5.5 V )

| Resonator | Recommended Circuit | Parameter | Conditions | MIN. | TYP. | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ceramic resonator |  | Oscillation frequency $(\mathrm{fx})^{\text {Note } 1}$ | VDD $=$ Oscillation voltage range | 1 |  | 5 | MHz |
|  |  | Oscillation stabilization time ${ }^{\text {Note } 2}$ | After Vod reaches the minimum value of oscillation voltage range |  |  | 4 | ms |
| Crystal resonator |  | Oscillation frequency <br> $(\mathrm{fx})^{\text {Note } 1}$ |  | 1 |  | 5 | MHz |
|  |  | Oscillation stabilization time ${ }^{\text {Note } 2}$ |  |  |  | 10 | ms |
| External clock |  | X1 input frequency <br> ( fx ) ${ }^{\text {Note } 1}$ |  | 1 |  | 5 | MHz |
|  |  | X1 input high-/low-level width (txh/txL) |  | 85 |  | 500 | ns |

Notes 1. Only the oscillator characteristics are shown. See AC CHARACTERISTICS for instruction execution times.
2. This is the time required for oscillation to stabilize after reset, or STOP mode release.

Caution When the main system clock oscillator is used, the following should be noted concerning wiring in the area in the figure enclosed by a broken line to prevent the influence of wiring capacitance, etc.

- The wiring should be kept as short as possible.
- No other signal lines should be crossed.
- Keep away from lines carrying a high fluctuating current.
- The oscillator capacitor grounding point should always be at the same potential as VSS1.
- Do not connect to a ground pattern carrying a high current.
- A signal should not be taken from the oscillator.


## RECOMMENDED OSCILLATOR CONSTANT

MAIN SYSTEM CLOCK: CERAMIC RESONATOR (TA $=-40$ to $+85^{\circ} \mathrm{C}$ )

| Manufacturer | Product Name | Frequency <br> (MHz) | Circuit Constant |  | Oscillator Voltage Range |  | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | C1 (pF) | C2 (pF) | MIN. (V) | MAX. (V) |  |
| Murata Mfg. Co., Ltd. Toyama | CSB1000J | 1.000 | 100 | 100 | 4.5 | 5.5 | $\mathrm{Rd}=5.6 \mathrm{k} \Omega$ Note |
|  | CSA2.00MG040 | 2.000 | 100 | 100 | 4.5 | 5.5 |  |
|  | CST2.00MG040 | 2.000 | - | - | 4.5 | 5.5 | Built-in capacitor |
|  | CSA4.19MG | 4.194 | 30 | 30 | 4.5 | 5.5 |  |
|  | CST4.19MGW | 4.194 | - | - | 4.5 | 5.5 | Built-in capacitor |
|  | CSA5.00MG | 5.000 | 30 | 30 | 4.5 | 5.5 |  |
|  | CST5.00MGW | 5.000 | - | - | 4.5 | 5.5 | Built-in capacitor |
| TDK Corp. | CCR1000K2 | 1.00 | 100 | 100 | 4.5 | 5.5 |  |
|  | CCR4.19MC3 | 4.19 | - | - | 4.5 | 5.5 | Built-in capacitor, surface-mount type |
|  | FCR4.19MC5 | 4.19 | - | - | 4.5 | 5.5 | Built-in capacitor |
|  | CCR5.0MC3 | 5.00 | - | - | 4.5 | 5.5 | Built-in capacitor, surface-mount type |
|  | FCR5.0MC5 | 5.00 | - | - | 4.5 | 5.5 | Built-in capacitor |
| Matsushita Electronics Components Co., Ltd. | EFOEC2004A4 | 2.00 | - | - | 4.5 | 5.5 | Built-in capacitor |
|  | EFOEC4194A4 | 4.19 | - | - | 4.5 | 5.5 | Built-in capacitor |
|  | EFOEC5004A4 | 5.00 | - | - | 4.5 | 5.5 | Built-in capacitor |

Note When using the CSB1000J (1.000 MHz) of Murata Mfg. Co., Ltd. Toyama for a ceramic resonator, a restrict resistor of $5.6 \mathrm{k} \Omega$ is required (see Example of Main System Clock Recommended Circuit below ). When using other recommended resonators, a restrict resistor is not required.

Caution The oscillation circuit constants and oscillation voltage range indicate conditions for stable oscillation. However, they do not guarantee accuracy of the oscillation frequency. If the application circuit requires accuracy of the oscillation frequency, it is necessary to set the oscillation frequency in the application circuit. For this, it is necessary to directly contact the manufacturer of the resonator being used.

Example of Main System Clock Recommended Circuit (CSB1000J of Murata Mfg. Co., Ltd. Toyama)


CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{dD}}=\mathrm{V}_{\mathrm{ss}}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input capacitance | CIn | $\mathrm{f}=1 \mathrm{MHz}$ Unmeasured pins returned to 0 V | P10 to P17 |  |  | 15 | pF |
| Output capacitance | Cout | $f=1 \mathrm{MHz}$ Unmeasured pins returned to 0 V | P100 to P107, FIP0 to FIP15 |  |  | 35 | pF |
| Input/output capacitance | Cıo | $\begin{aligned} & \mathrm{f}=1 \mathrm{MHz} \\ & \text { Unmeasured pins returned } \end{aligned}$ | $\begin{aligned} & \text { P00, P01, P20 to } \\ & \text { P27 } \end{aligned}$ |  |  | 15 | pF |
|  |  | to 0 V | P40 to P47, P50 to P57, P60 to P67 |  |  | 20 | pF |
|  |  |  | P70 to P77, P80 to P87 P90 to P97 |  |  | 35 | pF |

Remark Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins.

DC CHARACTERISTICS ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}=4.5$ to 5.5 V )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High-level input voltage | $\mathrm{V}_{\mathrm{H} 1}$ | P00, P01, P10 to P17, P20 to P25, P40 to P47, RESET |  | 0.7 V do |  | VDD | V |
|  | $\mathrm{V}_{\mathbf{H} 2}$ | P50 to P57, P60 to P67 |  | 0.7 VDD |  | 12 | V |
|  | V ${ }^{\text {\% }}$ | P70 to P77, P80 to P87, P90 to P97 |  | 0.7 VdD |  | Vdo | V |
|  | $\mathrm{V}_{1+4}$ | X1, X2 |  | VDD - 0.5 |  | VDD | V |
| Low-level input voltage | VIL1 | P00, P01, P10 to P17, P20 to P25, RESET |  | 0 |  | 0.2 VdD | V |
|  | VIL2 | P40 to P47, P50 to P57, P60 to P67 |  | 0 |  | 0.3 VDD | V |
|  | Vıı3 | P70 to P77, P80 to P87, P90 to P97 |  | Vod - 35 |  | 0.3 VdD | V |
|  | VIL4 | X1, X2 |  | 0 |  | 0.4 | V |
| High-level output voltage | Vон | Іон $=-1 \mathrm{~mA}$ |  | $V_{D D}-1.0$ |  | Vod | V |
|  |  | Іон $=-100 \mu \mathrm{~A}$ |  | VDD - 0.5 |  | VDD | V |
| Low-level output voltage | VoL1 | P00, P01, P20 to P25 | loL $=400 \mu \mathrm{~A}$ |  |  | 0.5 | V |
|  | Vol2 | P40 to P47 | $\mathrm{loL}=10 \mathrm{~mA}$ |  | 0.4 | 2.0 | V |
|  | Vol3 | P50 to P57, P60 to P67 | $\mathrm{loL}=15 \mathrm{~mA}$ |  | 0.4 | 2.0 | V |
| High-level input leakage current | ILIH1 | P00, P01, P10 to P17, <br> P20 to P25, P40 to P47, <br> P50 to P57, P60 to P67, <br> P70 to P77, P80 to P87, <br> P90 to P97, RESET | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ |  |  | 3 | $\mu \mathrm{A}$ |
|  | ILIH2 | X1, X2 |  |  |  | 20 | $\mu \mathrm{A}$ |
|  | ІІнз | P50 to P57, P60 to P67 | V IN $=13 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
|  | ІІІІ4 | P70 to P77, P80 to P87, P90 to P97 |  |  |  | 3 | $\mu \mathrm{A}$ |
| Low-level input leakage current | \|LLIL | P00, P01, P10 to P17, P20 to P25, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, $\overline{\text { RESET }}$ | $\mathrm{V} \mathrm{IN}=0 \mathrm{~V}$ |  |  | -3 | $\mu \mathrm{A}$ |
|  | ILlı2 | X1, X2 |  |  |  | -20 | $\mu \mathrm{A}$ |
|  | ILLı3 | P50 to P57, P60 to P67 |  |  |  | $-3^{\text {Note }} 1$ | $\mu \mathrm{A}$ |
|  | ILIL4 | P70 to P77, P80 to P87, P90 to P97 | V IN $=-35 \mathrm{~V}$ |  |  | -10 | $\mu \mathrm{A}$ |
| High-level output leakage current ${ }^{\text {Note } 2}$ | ILor1 | P00, P01, P20 to P25, P40 to P47, P70 to P77, P80 to P87, P90 to P97, P100 to P107, FIP0 to FIP15 | Vout $=\mathrm{V}_{\text {DD }}$ |  |  | 3 | $\mu \mathrm{A}$ |
|  | ILoh2 | P50 to P57, P60 to P67 | Vout $=15 \mathrm{~V}$ |  |  | 80 | $\mu \mathrm{A}$ |
| Low-level output leakage current ${ }^{\text {Note } 2}$ | ILoL1 | P00, P01, P20 to P25, P40 to P47, P50 to P57, P60 to P67 | Vout $=0 \mathrm{~V}$ |  |  | -3 | $\mu \mathrm{A}$ |
|  | ILoL2 | P70 to P77, P80 to P87, P90 to P97, P100 to P107, FIP0 to FIP15 | VOUT $=$ VLOAD $=$ VDD -35 V |  |  | -10 | $\mu \mathrm{A}$ |

Notes 1. For P50 to P57 and P60 to P67 without on-chip pull-up resistor (specifiable by mask option), a low-level input leakage current of $-200 \mu \mathrm{~A}$ (MAX.) flows only during the 1st clock after an instruction has been executed to read out ports 5 and 6 (P5, P6) or port mode registers 5 and 6 (PM5, PM6). Outside the period of 1 clock following executing a read-out instruction, the current is $-3 \mu \mathrm{~A}$ (MAX.).
2. This current excludes the current which flows in the on-chip pull-up/pull-down resistor.

Remark Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins.

DC CHARACTERISTICS ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}=4.5$ to 5.5 V )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FIP output current | Iod | FIP0 to FIP15 | $V_{\text {OD }}=\mathrm{V}_{\text {DD }}-2 \mathrm{~V}$ |  |  | -10 | mA |
|  |  | FIP16 to FIP47 |  |  |  | -3 | mA |
| Software pull-up resistance | $\mathrm{R}_{1}$ | P00, P01, P20 to P25, P40 to P47 | $\mathrm{V} \mathrm{IN}=0 \mathrm{~V}$ | 10 | 30 | 100 | k $\Omega$ |
| On-chip mask option pull-up resistance | R2 | P50 to P57, P60 to P67 |  | 20 | 40 | 90 | k $\Omega$ |
| On-chip pull-down resistance | R3 | FIP0 to FIP15 | VOD - V LOAD $=35 \mathrm{~V}$ | 25 | 70 | 135 | k $\Omega$ |
| On-chip mask option pull-down resistance | R4 | FIP16 to FIP47 |  | 25 | 70 | 135 | k $\Omega$ |
| Power supply current Note | IDD1 | $5.0-\mathrm{MHz}$ crystal oscillation Operating mode | $\mathrm{PCC}=00 \mathrm{H}$ |  | 7 | 21 | mA |
|  | IDD2 | 5.0-MHz crystal oscillation HALT mode |  |  | 1.5 | 4.5 | mA |
|  | IDD3 | STOP mode |  |  | 1 | 30 | $\mu \mathrm{A}$ |

Note This current excludes the port current and the current which flows in the FIP output pin, on-chip pull-up resistor (mask option), and on-chip pull-down resistor (mask option).

Remark Unless otherwise specified, the characteristics of alternate-function pins are the same as those of port pins.

## AC CHARACTERISTICS

(1) Basic Operation ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Cycle time <br> (minimum instruction <br> execution time) | Tcy | Operated with main system clock | 0.4 |  | 32 | $\mu \mathrm{~s}$ |
| Interrupt request <br> input high-llow-level <br> width | tinth <br> tintL | INTP0, INTP1 | 10 |  |  | $\mu \mathrm{~s}$ |
| RESET low-level <br> width | tRSL |  | 10 |  |  | $\mu \mathrm{~s}$ |


(2) $\mathrm{Timer} / \mathrm{Counter}\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}=4.5$ to 5.5 V )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TI1 input high-/ low-level width | tтін tTIIL |  | $2 / \mathrm{F}_{\text {count }}+0.2^{\text {Note }}$ |  |  | $\mu \mathrm{s}$ |
| TIO50, TIO51 input high-/ low-level width | tTISH tTIFL |  | 0.1 |  |  | $\mu \mathrm{s}$ |
| TIO50, TIO51 input frequency | $\mathrm{f}_{\text {T } 15}$ |  |  |  | 4 | MHz |

Note Fcount is the frequency of the count clock selected by TM1 (the frequency can be selected from fx/4, fx/8, $\mathrm{fx} / 256$, and fx/512).
(3) Serial Interface ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}=4.5$ to 5.5 V )
(a) 3-wire serial I/O mode ( $\overline{\mathrm{SCK}}$ : Internal clock output)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SCK }}$ cycle time | tkcy 1 |  | 800 |  |  | ns |
| $\overline{\text { SCK }}$ high-llow-level width | tкн1 tkL1 |  | tkcri/2-50 |  |  | ns |
| SI setup time (to $\overline{\mathrm{SCK}} \uparrow$ ) | tsikt |  | 100 |  |  | ns |
| SI hold time (from $\overline{\mathrm{SCK}} \uparrow$ ) | tksılı |  | 400 |  |  | ns |
| SO output delay time from $\overline{\text { SCK }} \downarrow$ | tkso1 | $\mathrm{C}=100 \mathrm{pF}$ Note |  |  | 300 | ns |

Note $C$ is a load capacitance of the $\overline{\text { SCK }}$ and SO output line.
(b) 3-wire serial I/O mode ( $\overline{\mathrm{SCK}}$ : External clock input)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SCK }}$ cycle time | tkcy2 |  | 800 |  |  | ns |
| $\overline{\text { SCK }}$ high-/lowlevel width | tkH2 <br> tkı2 |  | 400 |  |  | ns |
| SI setup time (to $\overline{\mathrm{SCK}} \uparrow$ ) | tsik2 |  | 100 |  |  | ns |
| SI hold time (from $\overline{\mathrm{SCK}} \uparrow$ ) | tks12 |  | 400 |  |  | ns |
| SO output delay time from SCK $\downarrow$ | tksoz | $\mathrm{C}=100 \mathrm{pF}$ Note |  |  | 300 | ns |
| $\overline{\text { SCK }}$ rise/fall time | $\begin{aligned} & \mathrm{t}_{\text {R2 }} \\ & \mathrm{t}_{2} \end{aligned}$ |  |  |  | 1 | $\mu \mathrm{s}$ |

Note C is a load capacitance of the SO output line.

AC Timing Test Point (Excluding X1 Input)


## Clock Timing



## TI Timing



TIO50, TIO51


## Serial Transfer Timing

## 3-Wire Serial I/O Mode:



A/D CONVERTER CHARACTERISTICS ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{AVdd}=\mathrm{Vdd}=4.0$ to 5.5 V , $\mathrm{AV} \mathrm{Vs}=\mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| Resolution |  |  |  |  | 8 | bit |
| Total error Note $\mathbf{1}$ |  |  |  |  | $\pm 1.0$ | $\%$ |
| Conversion time Note 2 | tconv | $1 \mathrm{MHz} \leq \mathrm{fx} \leq 5.0 \mathrm{MHz}$ | 14 |  | 144 | $\mu \mathrm{~s}$ |
| Analog input voltage | VIAN |  | AV Ss |  | AVDD | V |
| Resistance between <br> AVDD and AVSs | RREF | When A/D conversion is not operated. |  | 24.7 |  | $\mathrm{k} \Omega$ |

Notes 1. Quantization error ( $\pm 1 / 2 L S B)$ is not included. This parameter is indicated as the ratio to the full-scale value.
2. Set the $A / D$ conversion time to $14 \mu$ s or more.

DATA MEMORY STOP MODE LOW SUPPLY VOLTAGE DATA RETENTION CHARACTERISTICS (TA $=\mathbf{- 4 0}$ to $\mathbf{+ 8 5 ^ { \circ }} \mathbf{C}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Data retention <br> supply voltage | VDDDR |  | 2.0 |  | 5.5 | V |
| Data retention <br> supply current | IDDDR | VDDDR $=2.0$ V |  | 0.1 | 10 | $\mu \mathrm{~A}$ |
| Release signal <br> set time | tsREL |  | 0 |  |  | $\mu \mathrm{~s}$ |
| Oscillation stabili- <br> zation wait time | twait | Release by RESET |  | $2^{16 / f x ~}$ |  | ms |

Note $2^{11 / f x}, 2^{13} / f x$ to $2^{16} / f x$ can be selected by bits 0 to 2 (OSTS0 to OSTS2) of oscillation stabilization time select register (OSTS).

## Data Retention Timing (STOP mode release by $\overline{\text { RESET }}$ )



## Data Retention Timing (standby release signal: STOP mode release by interrupt signal)



Interrupt Request Input Timing


RESET Input Timing


## 11. PACKAGE DRAWING

## 100 PIN PLASTIC QFP ( $14 \times 20$ )



## NOTE

Each lead centerline is located within 0.15 mm ( 0.006 inch ) of its true position (T.P.) at maximum material condition.

| P100GF-65-3BA1-2 |  |  |
| :---: | :---: | :---: |
| ITEM | MILLIMETERS | INCHES |
| A | $23.6 \pm 0.4$ | $0.929 \pm 0.016$ |
| B | $20.0 \pm 0.2$ | $0.795_{-0.008}^{+0.009}$ |
| C | $14.0 \pm 0.2$ | $0.551_{-0.008}^{+0.009}$ |
| D | $17.6 \pm 0.4$ | $0.693 \pm 0.016$ |
| F | 0.8 | 0.031 |
| G | 0.6 | 0.024 |
| H | $0.30 \pm 0.10$ | $0.012_{-0.005}^{+0.004}$ |
| 1 | 0.15 | 0.006 |
| J | 0.65 (T.P.) | 0.026 (T.P.) |
| K | $1.8 \pm 0.2$ | $0.071_{-0.009}^{+0.008}$ |
| L | $0.8 \pm 0.2$ | $0.031_{-0.008}^{+0.009}$ |
| M | $0.155_{-0.05}^{+0.10}$ | $0.006{ }_{-0.003}^{+0.004}$ |
| N | 0.10 | 0.004 |
| P | 2.7 | 0.106 |
| Q | $0.1 \pm 0.1$ | $0.004 \pm 0.004$ |
| S | 3.0 MAX. | 0.119 MAX. |

$\star$ Remark The shape and material of the ES version are the same as those of the corresponding mass-produced product.
^ 12. RECOMMENDED SOLDERING CONDITIONS

The conditions listed below shall be met when soldering the $\mu$ PD780226 and 780228 .
For details of the recommended soldering conditions, refer to the document Semiconductor Device Mounting Technology Manual (C10535E).

Please consult with an NEC sales representative in case any other soldering process is used, or in case soldering is done under different conditions.

Table 12-1. Soldering Conditions for Surface-Mount Type
$\mu$ PD780226GF- $\times \times \times-3 B A: 100-$ pin plastic QFP $(14 \times 20 \mathrm{~mm})$
$\mu$ PD780228GF- $\times x \times-3 B A: 100-$ pin plastic QFP $(14 \times 20 \mathrm{~mm})$

| Soldering Method | Soldering Conditions | Recommended <br> Condition Symbol |
| :--- | :--- | :--- |
| Infrared reflow | Package peak temperature: $235^{\circ} \mathrm{C}$, Duration: 30 sec. max. (at $210^{\circ} \mathrm{C}$ or above), <br> Number of times: Thrice max. | IR35-00-3 |
| VPS | Package peak temperature: $215^{\circ} \mathrm{C}$, Duration: 40 sec. max. (at $200^{\circ} \mathrm{C}$ or above), <br> Number of times: Thrice max. | VP15-00-3 |
| Wave soldering | Solder bath temperature: $260^{\circ} \mathrm{C}$ max. Duration: 10 sec. max. <br> Number of times: Once <br> Preliminary heat temperature: $120^{\circ} \mathrm{C}$ max. (Package surface temperature) | WS60-00-1 |
| Partial heating | Pin temperature: $300^{\circ} \mathrm{C}$ max., Duration: 3 sec. max. (per device side) | - |

Caution Using more than one soldering method should be avoided (except in the case of partial heating).

## APPENDIX A. DEVELOPMENT TOOLS

The following development tools are available for system development using the $\mu$ PD780226, 780228.

## Language Processing Software

| RA78K/0 Notes $1,2,3,4$ | $78 \mathrm{~K} / 0$ Series common assembler package |
| :--- | :--- |
| CC78K/0 Notes $1,2,3,4$ | $78 \mathrm{~K} / 0$ Series common C compiler package |
| DF780228 ${ }^{\text {Notes } 1,2,3,4,8}$ | $\mu$ PD780228 Subseries common device file |
| CC78K/0-L Notes $1,2,3,4$ | $78 K / 0$ Series common C compiler library source file |

## ^ Flash Memory Writing Tools

| Flashpro II <br> (type number FL-PR2) | Dedicated flash memory writer |
| :--- | :--- |
| FA-100GF | Adapter to write data to the flash memory |

$\star$ Debugging Tools

| IE-78001-R-A Note 8 | 78K/0 Series common in-circuit emulator |
| :--- | :--- |
| IE-78K0-SL-P01 ${ }^{\text {Note } 8}$ | I/O board to emulate the $\mu$ PD780228 Subseries product |
| IE-780228-SL-EM4 Note 8 | Probe board to emulate the $\mu$ PD780228 Subseries product |
| EP-100GF-SL | Emulation probe for 100-pin plastic QFP (GF-3BA type) |
| NQPACK100RB | Coversion socket for 100-pin plastic QFP (GF-3BA type) to mount a device on a target system board |
| YQPACK100RB | Adapter used to connect the NQPACK100RB with the EP-100GF-SL |
| HQPACK100RB | Cover of the NQPACK100RB when device is mounted |
| SM78K/0 Notes $5,6,7$ | 78K/0 Series common system simulator |
| ID78K0 Notes 4,5,6,7 | IE-78001-R-A integrated debugger |
| DF780228 Notes $4,5,6,7,8$ | $\mu$ PD780228 Subseries common device file |

Notes 1. PC-9800 Series (MS-DOS ${ }^{\top M}$ ) based
2. IBM PC/AT ${ }^{T M}$ and compatibles (PC DOS $\left.{ }^{T M} / I B M ~ D O S ~ ™ / M S-D O S\right) ~ b a s e d ~$
3. HP9000 Series $300^{\text {TM }}$ (HP-UX ${ }^{\text {TM }}$ ) based
4. HP9000 Series $700^{T M}$ (HP-UX) based, SPARCstation ${ }^{\text {TM }}$ (SunOS ${ }^{\text {TM }}$ ) based, EWS-4800 series (EWSUX/V) based
5. PC-9800 Series (MS-DOS + Windows ${ }^{\text {TM }}$ ) based
6. IBM PC/AT and compatibles (PC DOS/IBM DOS/MS-DOS + Windows) based
7. $N E W S^{T M}$ (NEWS-OS ${ }^{T M}$ ) based
8. Under development

Remarks 1. The RA78K/0, CC78K/0, SM78K0, ID78K0, and RX78K/0 are used in combination with the DF780228.
2. Flashpro II and FA-100GF are products of Naitou Densei Machidaseisakusho Co., Ltd.
3. The NQPACK100RB, YQPACK100RB, and HQPACK100RB are products of TOKYO ELETECH Co., Ltd. (Tokyo (03) 5295-1661). Consult an NEC sales representative for purchase.

Real-Time OSs

| RX78K/0 Notes $1,2,3,4$ | $78 \mathrm{~K} / 0$ Series real-time OS |
| :--- | :--- |
| MX78K0 Notes $1,2,3,4$ | $78 \mathrm{~K} / 0$ Series OS |

Fuzzy Inference Development Support Systems

| FE9000 Note 1, FE9200 Note 5 | Fuzzy knowledge data creation tool |
| :--- | :--- |
| FT9080 ${ }^{\text {Note } 1, ~ F T 9085 ~}{ }^{\text {Note } 2}$ | Translator |
| FI78K0 Notes 1,2 | Fuzzy inference module |
| FD78K0 Notes 1,2 | Fuzzy inference debugger |

Notes 1. PC-9800 Series (MS-DOS) based
2. IBM PC/AT and compatibles (PC DOS/IBM DOS/MS-DOS) based
3. HP9000 Series 300 (HP-UX) based
4. HP9000 Series 700 (HP-UX) based, SPARCstation (SunOS) based, EWS-4800 Series (EWS-UX/V) based
5. IBM PC/AT and compatibles (PC DOS/IBM DOS/MS-DOS + Windows) based

## APPENDIX B. RELATED DOCUMENTS

Device Related Documents

| Document Name | Document No. (English) | Document No. (Japanese) |
| :--- | :--- | :--- |
| $\mu$ PD780228 Subseries User's Manual | U12012E | U12012J |
| $\mu$ PD780226, 780228 Data Sheet | This manual | U11797J |
| $\mu$ PD78F0228 Preliminary Product Information | U11971E | U11971J |
| $78 \mathrm{~K} / 0$ Series User's Manual Instructions | IEU-1372 | U12326J |
| $78 \mathrm{~K} / 0$ Series Instruction Table | - | U10903J |
| $78 \mathrm{~K} / 0$ Series Instruction Set | - | U10904J |
| $78 \mathrm{~K} / 0$ Series Application Note Basics (II) | U10121E | U10121J |

## Development Tool Related Documents (User's Manual)

| Document Name |  | Document No. (English) | Document No. (Japanese) |
| :---: | :---: | :---: | :---: |
| RA78K Series Assembler Package | Operation | EEU-1399 | EEU-809 |
|  | Language | EEU-1404 | EEU-815 |
| RA78K Series Structured Assembler Preprocessor |  | EEU-1402 | EEU-817 |
| RA78K0 Assembler Package | Operation | U11802E | U11802J |
|  | Assembly Language | U11801E | U11801J |
|  | Structured assembly language | U11789E | U11789J |
| CC78K Series C Compiler | Operation | EEU-1280 | EEU-656 |
|  | Language | EEU-1284 | EEU-655 |
| CC78K0 C Compiler | Operation | U11517E | U11517J |
|  | Language | U11518E | U11518J |
| CC78K/0 C Compiler Application Note | Programming know-how | EEA-1208 | EEA-618 |
| CC78K Series Library Source File |  | - | U12322J |
| IE-78001-R-A |  | Planned | Planned |
| IE-78K0-SL-P01 |  | Planned | Planned |
| IE-780228-SL-EM4 |  | Planned | Planned |
| EP-100GF-SL |  | Planned | Planned |
| SM78K0 System Simulator Windows-based | Reference | U10181E | U10181J |
| SM78K Series System Simulator | External parts user open interface specifications | U10092E | U10092J |
| ID78K0 Integrated Debugger EWS-based | Reference | - | U11151J |
| ID78K0 Integrated Debugger PC-based | Reference | U11539E | U11539J |
| ID78K0 Integrated Debugger Windows-based | Guide | U11649E | U11649J |

## Caution The above related documents are subject to change without notice. Be sure to use the latest

 documents when starting design.Embedded Software Related Documents (User's Manuals)

| Document Name |  | Document No. (English) | Document No. (Japanese) |
| :--- | :--- | :---: | :--- |
| $78 \mathrm{~K} / 0$ Series Real-time OS | Basics | - | U11537J |
|  | Installation | - | U11536J |
| $78 \mathrm{~K} / 0$ Series OS MX78K0 | Basics | - | U12257J |
| Fuzzy Knowledge Data Creation Tool | EEU-1438 | EEU-829 |  |
| $78 K / 0,78 K / I I, ~ 87 A D ~ S e r i e s ~$ <br> Fuzzy Inference Development Support System Translator | EEU-1444 | EEU-862 |  |
| $78 K / 0 ~ S e r i e s ~ F u z z y ~ I n f e r e n c e ~ D e v e l o p m e n t ~ S u p p o r t ~ S y s t e m ~$ <br> Fuzzy Inference Module | EEU-1441 | EEU-858 |  |
| $78 K / 0 ~ S e r i e s ~ F u z z y ~ I n f e r e n c e ~ D e v e l o p m e n t ~ S u p p o r t ~ S y s t e m ~$ <br> Fuzzy Inference Debugger | EEU-1458 | EEU-921 |  |

Other Related Documents

| Document Name | Document No. (English) | Document No. (Japanese) |
| :--- | :--- | :--- |
| IC Package Manual | C10943X |  |
| Semiconductor Device Mounting Technology Manual | C10535E | C10535J |
| Quality Grades on NEC Semiconductor Devices | C11531E | C11531J |
| NEC Semiconductor Device Reliability/Quality Control System | C10983E | C10983J |
| Electrostatic Discharge (ESD) Test |  | MEM-539 |
| Guide to Quality Assurance for Semiconductor Devices | MEI-1202 | C11893J |
| Microcomputer Product Series Guide |  | U11416J |

Caution The above related documents are subject to change without notice. Be sure to use the latest documents when starting design.
[MEMO]
[MEMO]

## NOTES FOR CMOS DEVICES

## (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VdD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

## Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)
Santa Clara, California
Tel: 800-366-9782
Fax: 800-729-9288
NEC Electronics (Germany) GmbH
Duesseldorf, Germany
Tel: 0211-65 0302
Fax: 0211-65 03490
NEC Electronics (UK) Ltd.
Milton Keynes, UK
Tel: 01908-691-133
Fax: 01908-670-290
NEC Electronics Italiana s.r.1.
Milano, Italy
Tel: 02-66 7541
Fax: 02-66 754299

NEC Electronics (Germany) GmbH
Benelux Office
Eindhoven, The Netherlands
Tel: 040-2445845
Fax: 040-2444580
NEC Electronics (France) S.A.
Velizy-Villacoublay, France
Tel: 01-30-6758 00
Fax: 01-30-67 5899
NEC Electronics (France) S.A.
Spain Office
Madrid, Spain
Tel: 01-504-2787
Fax: 01-504-2860
NEC Electronics (Germany) GmbH
Scandinavia Office
Taeby, Sweden
Tel: 08-63 80820
Fax: 08-63 80388

NEC Electronics Hong Kong Ltd.
Hong Kong
Tel: 2886-9318
Fax: 2886-9022/9044
NEC Electronics Hong Kong Ltd.
Seoul Branch
Seoul, Korea
Tel: 02-528-0303
Fax: 02-528-4411
NEC Electronics Singapore Pte. Ltd.
United Square, Singapore 1130
Tel: 253-8311
Fax: 250-3583
NEC Electronics Taiwan Ltd.
Taipei, Taiwan
Tel: 02-719-2377
Fax: 02-719-5951
NEC do Brasil S.A.
Sao Paulo-SP, Brasil
Tel: 011-889-1680
Fax: 011-889-1689


#### Abstract

FIP and IEBus are trademarks of NEC Corporation. MS-DOS and Windows are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries. IBM DOS, PC/AT, and PC DOS are trademarks of International Business Machines Corporation. HP9000 Series 300, HP9000 Series 700, and HP-UX are trademarks of Hewlett-Packard Company. SPARCstation is a trademark of SPARC International, Inc. SunOS is a trademark of Sun Microsystems, Inc. NEWS and NEWS-OS are trademarks of Sony Corporation. The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.


No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.
While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
NEC devices are classified into the following three quality grades:
"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.
The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.
Anti-radioactive design is not implemented in this product.

