



# MOS INTEGRATED CIRCUIT $\mu$ PD75P116

#### **4-BIT SINGLE-CHIP MICROCOMPUTER**

#### DESCRIPTION

The  $\mu$ PD75P116 is a version of the  $\mu$ PD75116 in which the on-chip mask ROM is replaced by one-time PROM which can be written to once only.

Since the  $\mu$ PD75P116 is capable of program write by a user, it is suitable for evaluation in system development and limited production.

### Detailed functional descriptions are shown in the following User's Manual. Be sure to read for design purposes.

 $\mu$ PD751×× Series User's Manual : IEM-922

#### FEATURES

- *µ*PD75116 compatible
- Program memory (PROM) capacitance : 16256 × 8 bits
- Data memory (RAM) capacitance : 512 × 4 bits
- Single power supply 5 V  $\pm$  10%

#### ORDERING INFORMATION

Ordering Code	Package	Quality Grade
$\mu$ PD75P116CW	64-pin plastic shrink DIP (750 mil)	Standard
$\mu$ PD75P116GF-3BE	64-pin plastic QFP (14 $ imes$ 20 mm)	Standard


Please refer to "Quality Grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

#### Note There are no on-chip pull-up resistor and power-on reset function by means of a mask option.


+

#### **PIN CONFIGURATION (TOP VIEW)**

64-pin plastic shrink DIP (750 mil)



#### 64-pin plastic QFP (14 $\times$ 20 mm)




#### **Pin Name**

P00 to P03 : Port 0 P10 to P13 : Port 1 P20 to P23 : Port 2 P30 to P33 : Port 3 P40 to P43 : Port 4 P50 to P53 : Port 5 P60 to P63 : Port 6 P70 to P73 : Port 7 P80 to P83 : Port 8 P90 to P93 : Port 9 P120 to P123 : Port 12 P130 to P133 : Port 13 P140 to P143 : Port 14

SCK	: Serial Clock
SO	: Serial Output
SI	: Serial Input
PTO0, PTO1	: Programmable Timer Output
PCL	: Clock Output
PTH00 to PTH03	: Programmable Threshold Input
INT0, INT1, INT4	: External Vectored Interrupt Input
INT2, INT3	: External Test Input
TI0, TI1	: Timer Input
X1, X2	: Clock Oscillation
RESET	: Reset
NC	: No Connection
Vdd	: Positive Power Supply
Vss	: Ground
Vpp	: Programming Power Supply
MD0 to MD3	: Mode Selection

#### **OVERVIEW OF FUNCTIONS**

ltem		Description		
Basic instructions		43		
Minimum instruction execution time	n	0.95 $\mu$ s, 1.91 $\mu$ s, 15.3 $\mu$ s (4.19 MHz operation) 3-stage switching capability		
	ROM	16256 × 8		
Internal memory	RAM	512 × 4		
General register		4 bits $\times$ 8 $\times$ 4 banks (memory mapping)		
Accumulator		3 types of accumulators corresponding to bit length of manipulated data • 1-bit accumulator (CY), 4-bit accumulator (A), 8-bit accumulator (XA)		
Input/output port		Total 58• CMOS input pins: 10• CMOS input/output pins (LED direct drive capability): 32• Middle-high voltage N-ch open-drain input/output pins (LED direct drive capability): 12• Comparator input pins (4-bit precision): 4		
Timer/counter		<ul> <li>8-bit timer/event counter × 2</li> <li>8-bit basic interval timer (watchdog timer applicable)</li> </ul>		
Serial interface		<ul> <li>8 bits</li> <li>LSB-first/MSB-first switchable</li> <li>Two transfer modes (transmit-receive/receive-only mode)</li> </ul>		
Vectored interrupt		External : 3, internal : 4		
Test input		External : 2		
Standby		• STOP/HALT mode		
Instruction set		<ul> <li>Various bit manipulation instructions (set, reset, test, boolean operation)</li> <li>8-bit data transfer, comparison, operation, increment/decrement instructions</li> <li>1-byte relative branch instruction</li> <li>GETI instruction that can implement arbitrary 2-byte/3-byte instructions with 1 byte</li> </ul>		
Operating temperature range		-40 to +85 °C		
Operating voltage		5 V ± 10 %		
Others		• Bit manipulation memory (bit sequential buffer : 16 bits) on-chip		
Package		<ul> <li>64-pin plastic shrink DIP (750 mil)</li> <li>64-pin plastic QFP (14 × 20mm)</li> </ul>		



# **BLOCK DIAGRAM**

#### CONTENTS

1.	PIN FUNCTIONS	7
	1.1 PORT PINS	
	1.2 OTHER PINS	
	1.3 PIN INPUT/OUTPUT CIRCUITS	
	1.4 RECOMMENDED CONNECTION OF $\mu$ PD75P116 UNUSED PINS	
	1.5 NOTES ON USING P00/INT4 PIN AND RESET PIN	10
<b>2</b> .	DIFFERENCES BETWEEN $\mu$ PD75P116 AND $\mu$ PD75116	11
3.	PROM (PROGRAM MEMORY) WRITE AND VERIFY	12
	3.1 PROGRAM MEMORY WRITE/VERIFY OPERATING MODES	
	3.2 PROGRAM MEMORY WRITE PROCEDURE	
	3.3 PROGRAM MEMORY READ PROCEDURE	14
4.	ELECTRICAL SPECIFICATIONS	15
5.	PACKAGE INFORMATION	26
6.	RECOMMENDED SOLDERING CONDITIONS	28
AP	PENDIX A. DEVELOPMENT TOOLS	29
AP	PENDIX B. RELATED DOCUMENTATION	30

#### 1. PIN FUNCTIONS

#### 1.1 PORT PINS

Pin Name	Input/Output	Dual- Function Pin	Function	8-bit I/O	After Reset	I/O Circuit Type <b>*1</b>
P00	Input	INT4				B
P01	Input/output	SCK	4-bit input port (PORT 0).		lawat	Ē
P02	Input/output	SO			Input	E
P03	Input	SI				B
P10		INT0				
P11		INT1	4-bit input port (PORT 1).			
P12	- Input	INT2			Input	B
P13	-	INT3				
P20		PTO0				
P21		PTO1	4-bit input/output port (PORT 2).		Input	E
P22	Input/output	PCL		×		
P23		_	*2			
P30 to P33	Input/output	MD0 to MD3	Programmable 4-bit input/output port (PORT 3). Input/output can be specified bit-wise. <b>*2</b>		Input	E
P40 to P43	Input/output	_	4-bit input/output port (PORT 4). Data input/output pin for program memory (PROM) write/verify (low-order 4 bits). *2		Input	E
P50 to P53	Input/output	_	4-bit input/output port (PORT 5). Data input/output pin for program memory (PROM) write/verify (high-order 4 bits). *2	0	Input	E
P60 to P63	Input/output	_	Programmable 4-bit input/output port (PORT 6). Input/output can be specified bit-wise. *2	0	Input	E
P70 to P73	Input/output	-	4-bit input/output port (PORT 7). *2		Input	E
P80 to P83	Input/output	-	4-bit input/output port (PORT 8). *2		Input	E
P90 to P93	Input/output	-	4-bit input/output port (PORT 9). *2	0	Input	E
P120-P123	Input/output	_	N-ch open-drain 4-bit input/output port (PORT 12). +12 V withstand voltage. <b>*2</b>		Input	M-A
P130-P133	Input/output	_	N-ch open-drain 4-bit input/output port (PORT 13). +12 V withstand voltage. <b>*2</b>	0	Input	M-A
P140-P143	Input/output	_	N-ch open-drain 4-bit input/output port (PORT 14). +12 V withstand voltage. <b>*2</b>	_	Input	M-A

\* **1.** O indicates Schmitt-triggered input.

2. LED direct drive capability

#### 1.2 OTHER PINS


Pin Name	Input/Output	Dual- Function Pin	Function	After Reset	I/O Circuit Type * <b>1</b>
PTH00 to PTH03	Input	-	Variable threshold voltage 4-bit analog input port.		N
тіо	laurat		External event pulse input to timer/event counter. Or edge detection vectored interrupt input pin, or 1-bit input		(B)
TI1	Input	_	is also possible.		
PTO0	la a di la contra di	P20	Timer/event counter output pin.	lawat	Е
PTO1	Input/output	P21		Input	L
scк	Input/output	P01	Serial clock input/output pin.	Input	Ē
so	Input/output	P02	Serial data output pin.	Input	E
SI	Input	P03	Serial data input pin.	Input	B
INT4	Input	P00	Edge detection vector interrupt input pin (detection of both rising and falling edges).		B
INT0		P10	Edge detection vector interrupt input pin (detection edge		(B)
INT1	Input	P11	selectable).		
INT2	Immune	P12	Edge detection testable input pin (rising edge detection)		B
INT3	Input	P13	Luge detection testable input pin (fising edge detection)		
PCL	Input/output	P22	Clock output pin	Input	E
X1, X2		_	System clock oscillation crystal/ceramic connection pin. When an external clock is used, the clock is input to X1 and the inverted clock is input to X2.		
RESET	Input	_	System reset input pin (low-level active).		B
MD0 to MD3	Input/output	P30 to P33	Mode selection pin for program memory (PROM) write/ verify.	Input	E
Vdd		_	Positive power supply pin. Applies +6 V for write/verify.		
Vss		_	GND potential pin.		
Vpp * <b>2</b>		_	Program voltage impression pin for program memory (PROM) write/verify. Connected to VDD directly in normal operation. Applies +12.5 V for PROM write/verify.		

\* 1. O indicates Schmitt-triggered input.

2. The device will not operate correctly unless  $V_{PP}$  is connected to  $V_{DD}$  directly in normal use.

#### **1.3 PIN INPUT/OUTPUT CIRCUITS**

The input/output circuits of each pin of the  $\mu$ PD75P116 are shown by in abbreviated form.



Pin	Recommended Connection
PTH00 to PTH03	
тіо	Connect to Vss or VDD.
TI1	
P00	Connect to Vss.
P01 to P03	Connect to Vss or VDD.
P10 to P13	Connect to Vss.
P20 to P23	
P30 to P33	
P40 to P43	
P50 to P53	
P60 to P63	Input status : Connect to Vss or Vdd.
P70 to P73	Output status : Leave open.
P80 to P83	
P90 to P93	
P120 to P123	
P130 to P133	
P140 to P143	

#### 1.4 RECOMMENDED CONNECTION OF $\mu$ PD75P116 UNUSED PINS


#### 1.5 NOTES ON USING P00/INT4 PIN AND RESET PIN


The P00/INT4 and  $\overrightarrow{\text{RESET}}$  pins have a test mode setting function (for IC test) which tests internal operations of pin of the  $\mu$ PD75P116 in addition to those functions given in 1.1 and 1.2.


The test mode is set when voltage greater than VDD is applied to either pin. Therefore, even during normal operation, the test mode is engaged when noise greater than VDD is added, thus causing interference with normal operation.


For example, this problem may occur if the P00/INT4 and RESET pins wiring is too long, causing line noise.

To avoid this, try to suppress line noise in wiring. If line noise is still high, try elimminating the noise using the exterior add-on components shown in the Figures below.









#### 2. DIFFERENCES BETWEEN $\mu$ PD75P116 AND $\mu$ PD75116

The  $\mu$ PD75P116 is a product in which the program memory (mask ROM) of the  $\mu$ PD75116 is changed to a user programmable PROM. Other functions of the  $\mu$ PD75P116 and  $\mu$ PD75116 are virtually the same only with the differences shown in Table 2-1.

For details of CPU functions and on-chip hardware, see the "µPD75116 User's Manual" (IEM-922).

	ltem	μPD75P116	μPD75116		
		One-time PROM	Mask ROM		
Program mem	nory	0000H-	3F7FH		
		(16256 >	< 8 bits)		
Data memory		0000H-	01FFH		
Data memory		(512 ×	4 bits)		
Pull-up resistor (ports 12 to 14)		No	Mask option		
Power-on reset function					
Operating vol	tage range	5 V ± 10 %	2.7 to 6.0 V		
	31 pins (SDIP)	- VPP	NC		
Pin function	57 pins (QFP)	- VPP			
Finitunction	33 to 36 pins (SDIP)	- P33/MD3 to P30/MD0	P33 to P30		
	59 to 62 pins (QFP)		F 33 10 F 30		
Electrical coord	ification	Different consumption current, operating temperature range, etc. Refer to the			
Electrical specification		electrical specifications parameters for each data sheet for details.			
Other		Different noise resistance, noise radiation, etc., due to difference in the size of			
Chici		circuits and mask layout.			

#### Table 2-1 Differences between $\mu$ PD75P116 and $\mu$ PD75116

\*

Note The PROM and ROM products differ in noise resistance and noise radiation. If you are considering replacement of the PROM products by the mask ROM product in the transition from preproduction to volume production, this should be thoroughly evaluated with the mask ROM CS product (not ES product).

#### 3. PROM (PROGRAM MEMORY) WRITE AND VERIFY

The ROM built into the  $\mu$ PD75P116 is a 16256 × 8-bit PROM. The pins shown in the table below are used to write/verify this PROM. There is no address input; instead, a method to update the address by the clock input from the X1 pin is adopted.

Pin Name	Function
Vpp	Voltage application pin for program memory write/verify (normally $V_{DD}$ potential).
X1, X2	Address update clock inputs for program memory write/ verify. Inverse of X1 pin signal is input to X2 pin.
MD0 to MD3	Operating mode selection pin for program memory write/ verify.
P40 to P43 (low-order 4 bits) P50 to P53 (high-order 4 bits)	8-bit data input/output pins for progrm memory write/ verify.
Vdd	Supply voltage application pin. Applies 5 V $\pm$ 10 % in normal operation, and 6 V for program memory write/verify.

#### Note Since the $\mu$ PD75P116 is a one-time PROM version, UV-ray erasure is not possible.

#### 3.1 PROGRAM MEMORY WRITE/VERIFY OPERATING MODES

The  $\mu$ PD75P116 assumes the program memory write/verify mode is +6 V and +12.5 V are applied respectively to the V<sub>DD</sub> and V<sub>PP</sub> pins. The table below shows the operating modes available by the MD0 to MD3 pin setting in this mode. The rest of pins are all set at the V<sub>SS</sub> potential by the pull-down resistor.

	Operating Mode Setting					Operating Made	
Vpp	Vdd	MD0	MD1	MD2	MD3	Operating Mode	
		H     L     H     L     Program memory address zero-clear       L     H     H     H     Write mode					
	<u></u>		Н	н	н	Write mode	
+12.5 V +6 V		L	L	Н	Н	Verify mode	
		н	×	Н	Н	Program inhibit mode	


#### $\times$ : L or H

#### 3.2 PROGRAM MEMORY WRITE PROCEDURE

The program memory writing procedure is shown below. High-speed write is possible.

- (1) Pull down a pin which is not used to Vss via the resistor. A low-level signal is input to the X1 pin.
- (2) Supply +5 V to the VDD and VPP pins.
- (3) 10 μs wait.
- (4) The program memory address 0 clear mode.
- (5) Supply +6 V and +12.5 V respectively to VDD and VPP.
- (6) The program inhibit mode.
- (7) Write data in the 1-ms write mode.
- (8) The program inhibit mode.
- (9) The verify mode. If written, proceed to (10); if not written, repeat (7) to (9).
- (10) (Number of times written in (7) to (9): X)  $\times$  1-ms additional write.
- (11) The program inhibit mode.
- (12) Update (+1) the program memory address by inputting 4 pulses to the X1 pin.
- (13) Repeat (7) to (12) up to the last address.
- (14) The program memory address 0 clear mode.
- (15) Change the VDD and VPP pins voltage to +5 V.
- (16) Power off.

The diagram below shows the procedure of the above (2) to (12).




#### 3.3 PROGRAM MEMORY READ PROCEDURE

The  $\mu$ PD75P116 can read the content of the program memory in the following procedure.

- (1) Pull down a pin which is not used to Vss via the resistor. A low-level signal is input to the X1 pin.
- (2) Supply +5 V to the VDD and VPP pins.
- (3) 10 μs wait.
- (4) The program memory address 0 clear mode.
- (5) Supply +6 V and +12.5 V respectively to VDD and VPP.
- (6) The program inhibit mode.
- (7) The verify mode. If clock pulses are input to the X1 pin, data is output sequentially 1 address at a time at the period of inputting 4 pulses.
- (8) The program inhibit mode.
- (9) The program memory address 0 clear mode.
- (10) Change the VDD and VPP pins voltage to +5 V.
- (11) Power off.

The diagram below shows the procedure of the above (2) to (9).



#### 4. ELECTRICAL SPECIFICATIONS

#### ABSOLUTE MAXIMUM RATINGS (Ta = 25 °C)

PARAMETER	SYMBOL	TEST CONDITIONS		RATING	UNIT
Supply voltage	Vdd			-0.3 to + 7.0	V
Supply voltage	Vpp			-0.3 to 13.5	V
Input voltage	VII	Except ports 12	to 14	-0.3 to VDD + 0.3	V
input voltage	V12 *1	Ports 12 to 14		–0.3 to +13	V
Output voltage	Vo			-0.3 to V <sub>DD</sub> + 0.3	V
		1 pin		1 pin –15	
Output current high	Іон	Total pins		-30	mA
	lог <b>*2</b>	1 pin	Peak value	30	mA
			Effective value	15	mA
Output ourroat low		Ports 0, 2 to 4, 12 to 14 total	Peak value	100	mA
Output current low			Effective value	36	mA
		Ports 5 to 9	Peak value	100	mA
		total	Effective value	36	mA
Operating temperature	Topt			-40 to +85	°C
Storage temperature	Tstg			-65 to +125	°C

- \* 1. The power supply impedance (pull-up resistor) should be 50 k $\Omega$  or more when the voltage exceeding 10 V applied to ports 12, 13 and 14.
  - 2. Effective value should be calculated as follows: [Effective value] = [Peak value]  $\times \sqrt{duty}$
- Note Product quality may suffer if the absolute maximum rating is exceeded for even a single parameter or even momentarily. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions which ensure that the absolute maximum ratings are not exceeded.

#### OSCILLATION CIRCUIT CHARACTERISTICS (Ta = -40 to +85 °C, V\_{DD} = 5 V $\pm$ 10 %)

RESONATOR	RECOMMENDED CIRCUIT	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Ceramic		Oscillator frequency (fxx) *1		2.0		* <b>3</b> 5.0	MHz
resonator		Oscillation stabilization time <b>*2</b>	After VDD reaches 4.5 V.			4	ms
Crystal		Oscillator frequency (fxx) *1		2.0	4.19	* <b>3</b> 5.0	MHz
resonator		Oscillation stabilization time <b>*2</b>	After VDD reaches 4.5 V.			10	ms
External clock	X1 X2 Δ μPD74HCU04	X1 input frequency (fx) <b>*1</b>		2.0		* <b>3</b> 5.0	MHz
		X1 input high/low level width (txн , tx∟)		100		250	ns

- 1. Indicates only oscillation circuit characteristics. Refer to "AC Characteristics" for instruction execution time.
  - 2. Time required to stabilize oscillation after V<sub>DD</sub> reaches oscillation voltage range MIN. or STOP mode release.
- 3. When the oscillator frequency is 4.19 MHz < fxx  $\leq$  5.0MHz, PCC = 0011 should not be selected as instruction execution time. If PCC = 0011 is selected, 1 machine cycle becomes less than 0.95  $\mu$ s, with the result that the specified MIN value of 0.95  $\mu$ s cannot be observed.

★ Note When the system clock oscillator is used, the following points should be noted concerning wiring in the section enclosed by dots, in order to prevent the effects of wiring capacitance, etc.

- Keep the wiring as short as possible.
- Do not cross any other signal lines.
- Keep away from lines in which a high fluctuating current flows.
- Ensure that oscillator capacitor connection points are always at the same potential as Vss. Do not ground in a ground pattern in which a high current flows.
- Do not take a signal from the oscillator.

★

PARAMETER	SYMBOL	TEST CON	TEST CONDITIONS		TYP.	MAX.	UNIT
	VIH1	Other than below	Other than below			VDD	V
Input voltage high	VIH2	Ports 0 & 1, TI0 &	Ports 0 & 1, TI0 & 1, RESET			VDD	V
input voltage ingh	Vінз	Ports 12 to 14		0.7V <sub>DD</sub>		12	V
	VIH4	X1, X2		VDD-0.5		VDD	v
	VIL1	Other than below		0		0.3VDD	V
Input voltage low	VIL2	Ports 0 & 1, Tl0 &	1, RESET	0		0.2VDD	v
	VIL3	X1, X2		0		0.4	v
Output voltage high	Vон	lон = −1 mA		VDD-1.0			v
		loL = 15 mA	Ports 0, 2, to 9		0.55	2.0	v
Output voltage low	Vol	lоь = 10 mA	Ports 12 to 14		0.35	2.0	v
		lоь = 1.6 mA			0.4	v	
Input lookago	Ішні		Other than below			3	μA
Input leakage current high	Ілна	VIN = VDD	X1, X2			20	μA
	Ілнз	V <sub>IN</sub> = 12 V	Ports 12 to 14			20	μA
Input leakage	ILIL1		Except X1 & X2			-3	μA
current low	ILIL2	$V_{IN} = 0 V$	X1, X2			-20	μA
Output leakage	Iloh1	Vout = Vdd	Other than below			3	μA
current high	ILOH2	Vout = 12 V	Ports 12 to 14			20	μA
Output leakage current low	Ilol	Vout = 0 V				-3	μA
	IDD1	4.19 MHz	V <sub>DD</sub> = 5 V ± 5 % *2		5	10	mA
Power supply current * <b>1</b>	IDD2	Crystal oscillation C1 = C2 = 22 pF	HALT mode*3 V <sub>DD</sub> = 5 V ± 5 %		500	1500	μA
	IDD3	STOP mode, V <sub>DD</sub> =			0.5	20	μA

#### DC CHARACTERISTICS (Ta = -40 to +85 °C, V\_{DD} = 5 V $\pm$ 10 %)

\* 1. Not including current flowing in comparator.

- 2. When processor clock control register (PCC) is set to 0011 operating in high-speed mode.
- 3. When PCC is set to 0100 and CPU is halted in HALT mode.

#### CAPACITANCE (Ta = 25 °C, V<sub>DD</sub> = 0 V)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	Cin				15	pF
Output capacitance	Соит	f = 1 MHz Unmeasured pins returned to			15	pF
I/O capacitance	Сю	0 V.			15	pF

#### COMPARATOR CHARACTERISTICS (Ta = -40 to +85 °C, $V_{DD}$ = 5 V $\pm$ 10 %)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Comparison accuracy	Vacomp				±100	mV
Threshold voltage	V <sub>TH</sub>		0		Vdd	V
PTH input voltage	VIPTH		0		Vdd	V
Comparator circuit current consumption		PTHM7 set to "1"		1		mA


PARAMETER	SYMBOL	TEST CON	IDITION	S	MIN.	TYP.	MAX.	UNIT
CPU clock cycle time* (minimum instruction	tcy			4.75 to 5.5 V	0.95		32	μs
execution time = 1 ma- chine cycle)	LCY				1.1		32	μs
TI input frequency	fтı				0		1	MHz
TI input high/low-level	tтıн,				0.48			μs
width	t⊤ı∟				0.40			μ5
	tĸcy			Input	0.8			μs
SCK cycle time	LKCY			Output	0.95			μs
	tкн,			Intput	0.4			μs
SCK high/low-level width	tĸ∟			Output	tксү/2–50			ns
SI setup time (to SCK↑)	tsıк				100			ns
SI hold time (from SCK↑)	tksi				400			ns
SO output delay time from $\overline{\text{SCK}}\downarrow$	tкso						300	ns
INT0 to INT4 high/low- level width	tinth, tintl				5			μs
RESET low level width	trsl				5			μs

#### AC CHARACTERISTICS (Ta = -40 to +85 °C, V<sub>DD</sub> = 2.7 to 6.0 V)

\* The cycle time of the CPU clock ( $\Phi$ ) is determined by the oscillator frequency of the connected resonator and the processor clock control register (PCC).


The graph on the below shows the cycle time  $\mbox{tcy}$  characteristics against supply voltage  $V_{\text{DD}}.$ 

#### Relation between Cycle Time and Supply Voltage




Note tcy vs. VDD characteristics are different from those of the  $\mu$ PD75P108


AC Timing Test Point (Excluding ports 0 & 1, TI0, TI1, X1, X2, RESET)




#### **Clock Timing**




**TI Input Timing** 




#### Serial Transfer Timing



#### Interrupt Input Timing



**RESET** Input Timing




#### DATA MEMORY STOP MODE LOW SUPPLY VOLTAGE DATA RETENTION CHARACTERISTICS (Ta = -40 to

+85 °C)


PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Data retention supply voltage	Vdddr		2.0		5.5	V
Data retention power supply current <b>*1</b>	Idddr	$V_{DDDR} = 2.0 V$		0.1	10	μA
Release signal set time	<b>t</b> srel		0			μs
Oscillation stabilization wait time <b>*2</b>	<b>t</b> wait	Release by RESET		2 <sup>17</sup> /fx		ms
		Release by interrupt request		*3		ms

- **1.** Does not include current flowing in the comparator.
  - **2**. The oscillator stabilization wait time is the time during which CPU operation is halted to prevent unstable operation when oscillation begins.
  - 3. Depends on the setting of the basic interval timer mode register (BTM) (table below).

BTM3	BTM2	BTM1	BTM0	WAIT Time (Figure in Parentheses is for $f_{XX} = 4.19 \text{ MHz}$ )
-	0	0	0	2 <sup>20</sup> /fxx (Approx. 250 ms)
-	0	1	1	2 <sup>17</sup> /fxx (Approx. 31.3 ms)
-	1	0	1	2 <sup>15</sup> /fxx (Approx. 7.82 ms)
-	1	1	1	2 <sup>13</sup> /fxx (Approx. 1.95 ms)



#### Data Retention Timing (Standby Release Signal: STOP Mode Release by Interrupt Signal)



PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input voltage high	VIH1	Except X1 & X2	0.7V <sub>DD</sub>		Vdd	V
input voltage nigh	VIH2	X1, X2	VDD-0.5		VDD	V
Input voltage low	VIL1	Except X1 & X2	0		0.3 Vdd	V
Input voltage low	VIL2	X1, X2	0		0.4	V
Input leakage current	Iu	VIN = VIL or VIH			10	μΑ
Output voltage high	Vон	Іон = –1 mA	VDD-1.0			V
Output voltage low	Vol	IoL = 1.6 mA			0.4	V
VDD supply current	loo				30	mA
VPP supply current	Ірр	MD0 = VIL, MD1 = VIH			30	mA

#### DC PROGRAMMING CHARACTERISTICS (Ta = 25 °C, V\_{DD} = 6.0 $\pm$ 0.25 V, V<sub>PP</sub> = 12.5 $\pm$ 0.3 V, V<sub>SS</sub> = 0 V)

Note 1. Ensure that  $V_{PP}$  does not reach +13.5 V or above including overshot.

2. Ensure that  $V_{DD}$  is applied before  $V_{PP}$  and cut off after  $V_{PP}$ .


#### AC PROGRAMMING CHARACTERISTICS (Ta = 25 °C, $V_{DD}$ = 6.0 ±0.25 V, $V_{PP}$ = 12.5 ±0.3 V, $V_{SS}$ = 0 V)

PARAMETER	SYMBOL	*1	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Address setup time *2 (to MD0 $\downarrow$ )	tas	tas		2			μs
MD1 setup time (to MD0↓)	tмıs	toes		2			μs
Data setup time (to MD0↓)	tos	tos		2			μs
Address hold time <b>*2</b> (from MD0↑)	tан	tан		2			μs
Data hold time (from MD0↑)	tон	tdн		2			μs
Data output float delay time from MD0↑	tdf	tdf		0		130	ns
V <sub>PP</sub> setup time (to MD3 <sup>↑</sup> )	tvps	tvps		2			μs
V <sub>DD</sub> setup time (to MD3↑)	tvds	tvcs		2			μs
Initial program pulse width	tew	tpw		0.95	1.0	1.05	ms
Additional program pulse width	topw	topw		0.95		21.0	ms
MD0 setup time (to MD1↑)	tмos	tces		2			μs
Data output delay time from MD0 $\downarrow$	tov	tov	MD0 = MD1 = VIL			1	μs
MD1 hold time (from MD0↑)	tм1н	tоен	t	2			μs
MD1 recovery time (from MD0 $\downarrow$ )	t <sub>M1R</sub>	tor	tм1н + tм1г ≥ 50 µs	2			μs
Program counter reset time	<b>t</b> PCR	_		10			μs
X1 input high-/low-level width	tхн, tx∟	_		0.125			μs
X1 input frequency	fx	_				4.19	MHz
Initial mode setting time	tı	_		2			μs
MD3 setup time (to MD1↑)	tмзs	_		2			μs
MD3 hold time (from MD1↓)	tмзн	_		2			μs
MD3 setup time (to MD0↓)	tмзsr	_	In program memory read	2			μs
Data output delay time from address <b>*2</b>	tdad	tacc	In program memory read	2			μs
Data output hold time from address <b>*2</b>	thad	tон	In program memory read	0		130	ns
MD3 hold time (from MD0 <sup>↑</sup> )	tмзнк	_	In program memory read	2			μs
Data output float delay time from MD3 $\downarrow$	<b>t</b> dfr	_	In program memory read	2			μs


\* **1**. Corresponding to  $\mu$ PD27C256 symbol.

2. Internal address signal is incremented by 1 on rise of 4th X1 input, and is not connected to a pin.

#### **Program Memory Write Timing**





#### **Program Memory Read Timing**




#### 5. PACKAGE INFORMATION

64 PIN PLASTIC SHRINK DIP (750 mil)








#### NOTE

- 1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.


ITEM	MILLIMETERS	INCHES
A	58.68 MAX.	2.311 MAX.
В	1.78 MAX.	0.070 MAX.
С	1.778 (T.P.)	0.070 (T.P.)
D	0.50±0.10	$0.020^{+0.004}_{-0.005}$
F	0.9 MIN.	0.035 MIN.
G	3.2±0.3	0.126±0.012
Н	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
К	19.05 (T.P.)	0.750 (T.P.)
L	17.0	0.669
М	$0.25^{+0.10}_{-0.05}$	$0.010^{+0.004}_{-0.003}$
N	0.17	0.007
R	0~15°	0~15°

P64C-70-750A,C-1

#### 64 PIN PLASTIC QFP (14×20)



detail of lead end



#### NOTE

Each lead centerline is located within 0.20 mm (0.008 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
А	23.6±0.4	0.929±0.016
В	20.0±0.2	$0.795^{+0.008}_{-0.009}$
С	14.0±0.2	$0.551^{+0.009}_{-0.008}$
D	17.6±0.4	0.693±0.016
F	1.0	0.039
G	1.0	0.039
н	0.40±0.10	$0.016^{+0.004}_{-0.005}$
I	0.20	0.008
J	1.0 (T.P.)	0.039 (T.P)
к	1.8±0.2	$0.071^{+0.008}_{-0.009}$
L	0.8±0.2	$0.031^{+0.009}_{-0.008}$
М	$0.15^{+0.10}_{-0.05}$	$0.006^{+0.004}_{-0.003}$
N	0.10	0.004
Р	2.7	0.106
Q	0.1±0.1	0.004±0.004
R	5°±5°	5°±5°
S	3.0 MAX.	0.119 MAX.
	P64GF-10	0-3B8,3BE,3BR-2

#### ★ 6. RECOMMENDED SOLDERING CONDITIONS

The  $\mu$ PD75P116 should be mounted under the conditions recommended in the table below.

For details of recommended soldering conditions, refer to the information document "Surface Mount Technology Manual" (IEI-1207).

For soldering methods and conditions other than those recommended below, contact our salesman.

#### Table 6-1 Surface Mount Type Soldering Conditions

#### $\mu$ PD75P116GF-3BE : 64-pin plastic QFP (14 imes 20 mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 230°C, Duration: 30 sec. max. (at 210°C or above), Number of times: Once Time limit: 2 days* (thereafter 16 hours prebaking required at 125°C)	IR30-162-1
VPS	Package peak temperature: 215°C, Duration: 40 sec. max. (at 200°C or above), Number of times: Once Time limit: 2 days* (thereafter 16 hours prebaking required at 125°C)	VP15-162-1
Wave soldering	Solder bath temperature: 260°C max., Duration: 10 sec. max Number of times: Once Preheating temperature: 120°C max. (package surface temperature), Time limit: 2 days* (thereafter 16 hours prebaking required at 125°C)	WS60-162-1
Pin part heating	Pin part temperature: 300°C max., Duration: 3 sec. max. (per device side)	_

\* For the storage period after dry-pack decapsulation, storage conditions are max. 25°C, 65% 1H.

#### Note Use of more than one soldering method should be avoided (except in the case of pin part heating).

#### Table 6-2 Insertion Type Soldering Conditions

#### $\mu$ PD75P116CW : 64-pin plastic shrink DIP (750 mil)

Soldering Method	Soldering Conditions
Wave Soldering (lead part only)	Solder bath temperature: 260°C max., Duration: 10sec. max.
Pin part heating	Pin part temperature: 260°C max., Duration: 10sec. max.

# Note Ensure that the application of (wave soldering) is limited to the lead part and no solder touches the main unit directly.

#### — Notice -

A version of this product with improved recommended soldering conditions is available. For details (improvements such as infrared reflow peak temperature extension (230 °C), number of times: twice, relaxation of time limit, etc.), contact NEC sales personnel.

#### **APPENDIX A. DEVELOPMENT TOOLS**

The following development tools are available for system development using the  $\mu$ PD75P116.

Hardware	IE-75000-R * <b>1</b> IE-75001-R		In-circuit emulator for 75X series	
	IE-75000-R-EM *2		Emulation board for IE-75000-R and IE-75001-R	
	EP-75108CW-R		Emulation probe for µPD75P116CW	
	EP-75108GF-R		Emulation probe for $\mu$ PD75P116GF	
		EV-9200G-64	A 64-pin conversion socket EV-9200G-64 is provided.	
	PG-1500		PROM programmar	
	PA-75P108CW		This is a PROM programmar adapter for $\mu$ PD75P116CW and connects to PG-1500.	
	PA-75P116GF		This is a PROM programmar adapter for $\mu$ PD75P116GF and connects to PG-1500.	
e	IE control program		Host machine ● PC-9800 series (MS-DOS <sup>™</sup> Ver.3.30 to Ver.5.00A <b>*3</b> ) ● IBM PC/AT <sup>™</sup> series (PC DOS <sup>™</sup> Ver.3.1)	
Software	PG-1500 controller			
	RA75X relocatable assembler			

#### \* 1 Maintenance product

- 2 This is not incorporated in the IE-75001-R.
- **3** A task swap function is provided with Ver.5.00/5.00A; however, a task swap function cannot be used with this software.

Remarks For development tools manufactured by a third pary, see the "75X Series Selection Guide" (IF-151).

#### ★ APPENDIX B. RELATED DOCUMENTATION

#### List of Device-Related Documents

	Document No.	
User's Manual		
Instruction Application Table		
	(I) Introductory Volume	
Application Note	(II) Remote-Controlled Reception Volume	
	(III) Bar-Code Reader-Volume	
	(IV) IC Control for MSK Transmission/Reception Volume	
75X Series Selection Guide		

#### List of Development Tool Related Documents

	Document Name	Document No.	
Hardware	IE-75000-R/IE-75001-R User's Manual		
	IE-75000-R-EM User's Manual		
	EP-75108CW-R User's Manual		
	EP-75108GF-R User's Manual		
	PG-1500 User's Manual		
re	DATEX Assembler Deckare Lineria Menuel	Operation Volume	
Software	RA75X Assembler Package User's Manual	Language Volume	
So	PG-1500 Controller User's Manual		

#### **Other Documents**

Document Name	Document No.
Package Manual	
Surface Mount Technology Manual	
Quality Grade on NEC Semiconductor Devices	
NEC Semiconductor Device Reliability Quality Control	
Electrostatic Discharge (ESD) Test	
Semiconductor Device Quality Guarantee Guide	
Microcomputer Related Product Guide Other Manufacturer Volume	

# Note The above related documents may be changed without notice. Be sure to use the latest documents for design purposes.

[MEMO]

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

The devices listed in this document are not suitable for use in aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intend to use NEC devices for above applications or they intend to use "Standard" quality grade NEC devices for applications not intended by NEC, please contact our sales people in advance.

Application examples recommended by NEC Corporation

```
Standard : Computer, Office equipment, Communication equipment, Test and Measurement equipment,
Machine tools, Industrial robots, Audio and Visual equipment, Other consumer products, etc.
```

Special : Automotive and Transportation equipment, Traffic control systems, Antidisaster systems, Anticrime systems, etc.

M4 92.6

MS-DOS is a trademark of Microsoft Corporation. PC DOS and PC/AT are trademarks of IBM Corporation.