## 4 BIT SINGLE-CHIP MICROCOMPUTER

The $\mu$ PD75402A(A) is a CMOS single-chip microcomputer which uses the 75 X series architecture. It operates at high speed with a minimum instruction execution time of $0.95 \mu \mathrm{~s}$.

The $\mu$ PD75P402 is also available for system development evaluation. It contains one-time PROM instead of mask ROM used in the $\mu$ PD75402A(A).

The following user's manual describes the details of the functions of the $\mu$ PD75402A(A). Be sure to read it before designing an application system.
$\mu$ PD75402A User's Manual: IEU-644

## FEATURES

- More reliable than the $\mu$ PD75402A
- High-speed operation with a minimum instruction execution time of $0.95 \mu \mathrm{~s}$ (when the microcomputer operates at 4.19 MHz)
- Low voltage and low-speed instruction execution time of $15.3 \mu \mathrm{~s}$ (when the microcomputer operates at 4.19 MHz)
- Memory mapping by on-chip peripheral hardware
- NEC standard serial bus interface (SBI)
- 8-bit basic interval timer (watchdog timer applicable)
- Interrupt function
- Three vectored interrupts (one external and two internal interrupts)
- One external test input
- Clock output function (remote controller output applicable)
- Capable of specifying the incorporation of 16 pull-up resistors by software


## APPLICATIONS

Electronic units for automobiles, and suchlike

## ORDERING INFORMATION

| Part number | Package | Quality grade |
| :--- | :--- | :--- |
| $\mu$ PD75402AC(A)- $\times \times \times$ | 28-pin plastic DIP $(600 \mathrm{mil})$ | Special |
| $\mu$ PD75402ACT(A) $-\times \times \times$ | 28-pin plastic shrink DIP $(400 \mathrm{mil})$ | Special |
| $\mu$ PD75402AGB(A) $-\times \times \times-3 B 4$ | 44-pin plastic QFP $(10 \times 10 \mathrm{~mm})$ | Special |

Remark $x \times x$ indicates the ROM code number.

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

The information in this document is subject to change without notice.

## DIFFERENCES BETWEEN THE $\mu$ PD75402A(A) AND $\mu$ PD75402A

| Item | Product | $\mu \mathrm{PD} 75402 \mathrm{~A}(\mathrm{~A})$ |
| :---: | :---: | :---: |
| Quality grade | Special | Standard |

## FUNCTIONAL OVERVIEW

| Item |  | Function |
| :---: | :---: | :---: |
| Number of basic instructions |  | 37 |
| Minimum instruction execution time |  | - $0.95,1.91$, or $15.3 \mu \mathrm{~s}$ (when operating at 4.19 MHz ) <br> - Switchable among three speeds |
| Built-in memory | ROM | $1920 \times 8$ bits |
|  | RAM | $64 \times 4$ bits |
| General register |  | 4 bits $\times 4$ or 8 bits $\times 2$ (memory mapping) |
| I/O line |  | - CMOS input ports <br> : 6 lines <br> - CMOS I/O ports <br> - N-ch open-drain I/O ports: 4 lines (All lines can drive the LED directly.) |
| Pull-up resistor |  | - Capable of controlling the incorporation of 16 pull-up resistors by software <br> - Capable of controlling the incorporation of 4 pull-up resistors by mask option |
| Clock output |  | - $1.05 \mathrm{MHz}, 524 \mathrm{kHz}$, or 65.5 kHz (when operating at 4.19 MHz ) <br> - Applicable to remote controller output |
| Timer/counter |  | 8 -bit basic interval timer (watchdog timer applicable) |
| Serial interface |  | - 8 bits <br> - Two transfer modes (three-wire synchronous mode and SBI mode) |
| Vectored interrupt |  | One external and two internal interrupts |
| Test input |  | One external input (See Chapter 6 for details.) |
| Standby |  | STOP/HALT mode |
| Instruction set |  | - Bit manipulation instructions (set, clear, test, and Boolean operation) <br> - 1-byte relative branch instructions <br> - 4-bit operation instructions (add, Boolean operation, and compare) <br> - 4- and 8 -bit transfer instructions |
| Package |  | - 28-pin plastic DIP ( 600 mil ) <br> - 28-pin plastic shrink DIP ( 400 mil ) <br> - 44 -pin plastic QFP $(10 \times 10 \mathrm{~mm})$ |

## CONTENTS

1. PIN CONFIGURATION (TOP VIEW) ..... 4
2. BLOCK DIAGRAM ..... 6
3. PIN FUNCTIONS ..... 7
3.1 PORT PINS ..... 7
3.2 NON-PORT PINS ..... 8
3.3 PIN INPUT/OUTPUT CIRCUITS ..... 8
3.4 SELECTION OF A MASK OPTION ..... 10
3.5 HANDLING UNUSED PINS ..... 11
3.6 NOTES ON USING THE POO AND RESET PINS ..... 11
4. MEMORY CONFIGURATION ..... 12
5. PERIPHERAL HARDWARE FUNCTIONS ..... 14
5.1 PORTS ..... 14
5.2 CLOCK GENERATOR ..... 15
5.3 CLOCK OUTPUT CIRCUIT ..... 16
5.4 BASIC INTERVAL TIMER ..... 17
5.5 SERIAL INTERFACE ..... 18
6. INTERRUPT FUNCTION ..... 20
7. STANDBY FUNCTION ..... 22
8. RESET FUNCTION ..... 23
9. INSTRUCTION SET ..... 25
10. ELECTRICAL CHARACTERISTICS ..... 29
11. PACKAGE DIMENSIONS ..... 38
12. RECOMMENDED SOLDERING CONDITIONS ..... 42
APPENDIX A DIFFERENCES BETWEEN THE $\mu$ PD75402A(A) AND $\mu$ PD75P402 ..... 43
APPENDIX B DEVELOPMENT TOOLS ..... 44
APPENDIX C RELATED DOCUMENTS ..... 45

## 1. PIN CONFIGURATION (TOP VIEW)

28-pin plastic DIP ( 600 mil), 28-pin plastic shrink DIP ( 400 mil)


| P00-P03 : | Port 0 |
| :--- | ---: |
| P10 and P12: | Port 1 |
| P20-P23 : | Port 2 |
| P30-P33 : | Port 3 |
| P50-P53 : | Port 5 |
| P60-P63 : | Port 6 |


| $\overline{\text { SCK }}$ | : Serial clock I/O |
| :--- | :--- |
| SO/SB0 | : Serial output/input-output |
| SI | : Serial input |
| PCL | : Clock output |
| INT0 | : External vectored interrupt input |
| INT2 | : External test input |
| X1 and | X2: |

Note When the $\mu$ PD75402A(A) shares the printed circuit board with the $\mu$ PD75P402, connect the NC pin directly to the Vss pin.

## 44-pin plastic QFP ( $10 \times 10 \mathrm{~mm}$ )



Note When the $\mu$ PD75402A(A) shares the printed circuit board with the $\mu$ PD75P402, connect the NC pin (pin 30) directly to the Vss pin.


## 3. PIN FUNCTIONS

### 3.1 PORT PINS

| Pin | I/O | Dual- <br> function pin | Function |
| :---: | :---: | :---: | :---: |
| P00 | Input | - | 4-bit input port (port 0) <br> P01 to P03 allow the connection of built-in pull-up resistors to be specified in units of three bits by software. |
| P01 | I/O | $\overline{\text { SCK }}$ |  |
| P02 | I/O | SO/SB0 |  |
| P03 | Input | SI |  |
| P10 | Input | INTO | 2-bit input port (port 1) <br> P10 connects with the built-in noise eliminator using a sampling clock. P12 connects with the built-in noise eliminator using an analog delay. P12 allows the connection of built-in pull-up resistor to be specified by software. |
| P12 |  | INT2 |  |
| P20 | I/O | - | 4-bit I/O port (port 2) <br> Allow I/O specification in units of four bits. <br> Allow the connection of built-in pull-up resistors to be specified in units of four bits by software. |
| P21 |  | - |  |
| P22 |  | PCL |  |
| P23 |  | - |  |
| P30-P33 | I/O | - | Programmable 4-bit I/O port (port 3) <br> Allow I/O specification bit by bit. <br> Allow the connection of built-in pull-up resistors to be specified in units of four bits by software. <br> Can directly drive LED. |
| P50-P53 | I/O | - | 4-bit N-ch open-drain I/O port (port 5) <br> Allow I/O specification in units of four bits. <br> Allow the connection of built-in pull-up resistors to be specified bit by bit by mask option. <br> Can directly drive LED. |
| P60-P63 | I/O | - | 4-bit I/O port (port 6) <br> Allow I/O specification in units of four bits. <br> Allow the connection of built-in pull-up resistors to be specified in units of four bits by software. <br> Can directly drive LED. |

Remarks 1. The $\mu$ PD75402A(A) cannot perform 8-bit I/O with two ports as a pair.
2. See Chapter 8 for each pin status during resetting.

### 3.2 NON-PORT PINS

| Pin | I/O | Dual- <br> function pin | Function |
| :---: | :---: | :---: | :--- |
| INT0 | Input | P10 | Edge detection vectored interrupt request input pin (A detected edge <br> can be selected by the mode register.) <br> Connects with the built-in noise eliminator using a sampling clock. |
| INT2 | Input | P12 | Edge detection external test input pin (A rising edge is detected.) |
| SI | Input | P03 | Serial data input pin |
| SO | I/O | P02/SB0 | Serial data output pin |
| $\overline{\text { SCK }}$ | I/O | P01 | Serial clock I/O pin |
| SB0 | I/O | P02/SO | Serial bus I/O pin |
| PCL | I/O | P22 | Clock output pin |
| X1, X2 | Input | - | Pin for connection to a crystal/ceramic resonator for system clock <br> generation. An external clock is applied to X1, and its reverse phase to <br> X2. |
| $\overline{\text { RESET }}$ | Input | - | System reset input pin, which connects with the built-in noise elimina- <br> tor using an analog delay. |
| VDD | - | - | Positive power supply pin |
| Vss | - | - | Ground potential pin |
| NC Note | - | - | No connection |

Remark See Chapter 8 for each pin status during resetting.

Note Connect the NC pin directly to the Vss pin when the $\mu$ PD75402A(A) shares the printed circuit board with the $\mu$ PD75P402 in emulation.

### 3.3 PIN INPUT/OUTPUT CIRCUITS

The I/O circuits of the $\mu$ PD75402A(A) are roughly shown on the next and subsequent pages.

Table 1-1 I/O Circuit Type of Pin

| Pin | I/O type | Pin | I/O type |
| :---: | :---: | :---: | :---: |
| P00 | (B) | P20, P21, and P23 | E-B |
| P01/ $\overline{\text { SCK }}$ | (F)-A | P22/PCL |  |
| P02/SO/SB0 | (F)-B | P30-P33 | E-B |
| P03/SI | (B)-C | P50-P53 | M |
| P10/INT0 | (B) | P60-P63 | E-B |
| P12/INT2 | (B) -C | $\overline{\text { RESET }}$ | (B) |

Remark The types in circles have a Schmitt-triggered input.
Type A (For type E-B) Type D (For type E-B, F-A)


### 3.4 SELECTION OF A MASK OPTION

The following mask options are provided for pins:

| P50 - P53 | (1) Pull-up resistors connected <br> (Either can be specified bit by bit.) | (2) No pull-up resistors connected |
| :--- | :--- | :--- |

### 3.5 HANDLING UNUSED PINS

| Pin | Recommended connection method |
| :---: | :---: |
| P00 | Connected to the Vss pin |
| P01-P03 | - When a pull-up resistor is contained Connected to the Vdo pin |
| P10, P12 | - When a pull-up resistor is not contained Connected to the Vss or Vdo pin |
| P20-P23 | - When a pull-up resistor is contained |
| P30-P33 | Output mode: Open |
| P50-P53 | - When a pull-up resistor is not contained |
| P60-P63 | Output mode: Open |
| NC | Open or directly connected to the Vss pin Note |

Note When the $\mu$ PD75402A(A) shares the printed circuit board with the $\mu$ PD75P402, connect the NC pin directly to Vss pin.

### 3.6 NOTES ON USING THE P00 AND RESET PINS

The P00 and RESET pins have the test mode selecting function for testing the internal operation of the $\mu$ PD75402A(A) (IC test), besides the functions shown in Sections 3.1 and 3.2.

Applying a voltage exceeding Vod to the P00 and/or RESET pin causes the $\mu$ PD75402A(A) to enter the test mode. When noise exceeding VdD comes in during normal operation, the device is switched to the test mode.

For example, when the wiring from the P00 or $\overline{\text { RESET }}$ pin is too long, noise voltage induced on the wiring is applied to the pin, driving the voltage at the pin above VDd, which may cause malfunction.

When installing the wiring, lay the wiring in such a way that noise is suppressed as much as possible. If noise yet arises, use an external part to suppress it as shown below.

- Connect a diode with low Vf (0.3 V or lower) between the pin and Vdd.



## 4. MEMORY CONFIGURATION

- Program memory (ROM): $1920 \times 8$ bits ( 000 H to 77 FH )
- 000 H and 001 H : Vector table which contains the program start address after reset
- 002 H to $009 \mathrm{H}:$ Vector table which contains the program start addresses when interrupts occur
- Data memory
- Data area : $64 \times 4$ bits $(000 \mathrm{H}$ to 03 FH$)$
- Peripheral hardware area: $128 \times 4$ bits (F80H to FFFH)

Fig. 4-1 Program Memory Map


Fig. 4-2 Data Memory Map


## 5. PERIPHERAL HARDWARE FUNCTIONS

5.1 PORTS

The $\mu$ PD75402A(A) has the following three types of I/O port:

- 6 CMOS input pins (PORT0 and PORT1)
- 12 CMOS I/O pins (PORT2, PORT3, and PORT6)
- 4 N -ch open-drain I/O pins (PORT5)

Total: 22 pins

Table 5-1 Functions of Ports

| Port name | Function | Operation and feature | Remarks |
| :--- | :--- | :--- | :--- |
| PORT0 <br> PORT1 | 4-bit Input | Allows read and test at any <br> time regardless of the operation <br> modes of dual function pins. | Also used for SO/SBO, SI, $\overline{\text { SCK, INT0, and }}$ <br> INT2. |
| PORT3 Note | 4-bit I/O | Allows input or output mode <br> setting bit by bit. | - |
|  |  | Allows input or output mode <br> setting in units of 4 bits. | Port 2 is also used for PCL. |
| PORT2 <br> PORT6 Note | 4-bit I/O (N-ch <br> open-drain I/O <br> with a withstand <br> voltage of 10 V$)$ | Allows input or output mode <br> setting in units of 4 bits. | This port can incorporate a pull-up <br> resistor as a mask option bit by bit. |
| PORT5 Note |  |  |  |

Note PORT3, PORT5, and PORT6 can directly drive the LED.

### 5.2 CLOCK GENERATOR

Operation of the clock generator is specified by the processor clock control register (PCC).
The instruction execution time is variable.

- $0.95 \mu \mathrm{~s}, 1.91 \mu \mathrm{~s}, 15.3 \mu \mathrm{~s}$ (when fxx is 4.19 MHz .)

Fig. 5-1 Block Diagram of the Clock Generator


Remarks 1. $\mathrm{f}_{\mathrm{xx}}=$ Crystal/ceramic oscillated frequency
2. $\mathrm{fx}=$ External clock frequency
3. $\Phi=$ CPU clock
4. An asterisk (*) indicates instruction execution.
5. PCC: Processor clock control register
6. One clock cycle (tcy) of $\Phi$ is equal to one machine cycle of an instruction. See AC characteristics of Chapter 10 for details of tcy.

### 5.3 CLOCK OUTPUT CIRCUIT

The clock output circuit, which outputs clock pulses from pin P22/PCL, is used for supplying clock pulses for peripheral LSIs or for remote control output.

- Clock output (PCL): $1.05 \mathrm{MHz}, 524 \mathrm{kHz}, 65.5 \mathrm{kHz}$ (when fxx is 4.19 MHz ).

Fig. 5-2 shows the configuration of the clock output circuit.

Fig. 5-2 Configuration of the Clock Output Circuit


Remark The clock output circuit is designed not to output high-frequency pulses when clock output is switched between the enable and disable states.

### 5.4 BASIC INTERVAL TIMER

The basic interval timer provides the following functions:

- Interval timer operation that generates a reference time interrupt
- Can be used as a watchdog timer for detecting program crashes
- Reading the count value

Fig. 5-3 Configuration of the Basic Interval Timer


### 5.5 SERIAL INTERFACE

The serial interface has the following modes:

- Three-wire serial I/O mode (MSB is transferred first.)
- SBI mode (MSB is transferred first.)

The three-wire serial I/O mode enables connections to be made with the 75X series, 78 K series, and many other types of peripheral I/O devices.

The SBI mode enables communication with two or more devices.

Fig. 5-4 Block Diagram of the Serial Interface


## 6. INTERRUPT FUNCTION

The $\mu$ PD75402A(A) has three interrupt sources and each of them has the interrupt vector table.
The $\mu \mathrm{PD} 75402 \mathrm{~A}(\mathrm{~A})$ is also provided with one edge-sensitive testable input signal.
When a vectored interrupt request is issued, the PC and PSW are saved in the stack, and the contents of the vector table which corresponds to the issued vectored interrupt are set in the PC as a start address. The program branches to the interrupt service routine. These operations are performed automatically by the hardware.

The flag is set by detecting the edge of the testable input signal, but a vectored interrupt request is not issued.

During execution of the interrupt service routine, the $\mu \mathrm{PD} 75402 \mathrm{~A}(\mathrm{~A})$ does not accept the other interrupt requests. Unlike the other 75X series, the $\mu$ PD75402A(A) cannot handle multiple interrupts.

The interrupt control circuit of the $\mu$ PD75402A(A) has the following functions.

- Vectored interrupt function under hardware control which can determine whether to accept an interrupt by an interrupt enable flag (IE $\times \times \times$ ) and an interrupt master enable flag (IME).
- Any interrupt start address can be set.
- Test function of an interrupt request flag (IRQ $\times \times \times$ ) (Software can confirm that an interrupt occurs.)
- Release of the standby (HALT) mode (An interrupt to be released by an interrupt enable flag can be selected from interrupts other than INTO.)

Fig. 6-1 Block Diagram of Interrupt Control Circuit

2. Noise eliminator using analog delay

## 7. STANDBY FUNCTION

To reduce the power consumption when the program is in the wait state, the $\mu \mathrm{PD} 75402 \mathrm{~A}(\mathrm{~A})$ has two standby modes, STOP and HALT.

Table 7-1 Operation Statuses in the Standby Mode

|  |  | STOP mode | HALT mode |
| :--- | :--- | :--- | :--- |
| Instruction to be used to <br> set mode | STOP instruction | HALT instruction |  |
| Opera- <br> tion <br> status | Clock generator | Oscillation of the system clock stops. | Only the CPU clock ( $\Phi$ ) stops, but <br> oscillation continues. |
|  | Basic interval <br> timer | Operation stops. | Operates. (IROBT is set at every refer- <br> ence time interval.) |
|  | Serial interface | Operable only when the external $\overline{\text { SCK }}$ <br> input is selected for the serial clock. | Operable |
|  | Clock output <br> circuit | Operation stops. | Clocks other than CPU clock ( $\Phi$ ) can be <br> output. |
|  | External <br> interrupt | INT2 pin is usable. <br> INTO pin cannot be used. | INT2 pin is usable. <br> INTO pin cannot be used. |
|  | CPU | Operation stops. | $\overline{R E S E T}$ input or interrupt request signals <br> enabled by the interrupt enable flags |

## 8. RESET FUNCTION

When a low level signal is input to the RESET input pin, the state changes to the system reset. Table 8-1 shows the statuses of the hardware.

When the $\overline{R E S E T}$ signal rises from the low level to the high level, the reset state is released. The three loworder bits of the reset vector table whose address is 000 H is set in bits 10 to 8 of the program counter (PC) and the contents of the reset vector table whose address is 001 H is set in bits 7 to 0 of the PC. The program branches to that address and starts execution, i.e., the reset start address is programmable.

Initialize contents of registers in a program if necessary.
The RESET pin connects to the Schmitt-trigger circuit whose threshold level has hysteresis in the chip. This pin is also connected to the noise eliminator using an analog delay to eliminate narrow noise and prevent errors caused by noise. (See Fig. 8-1.)

For the power-on reset operation, be sure to allow sufficient time for oscillation to settle between power on and acceptance of the reset signal (see Fig. 8-2).

Fig. 8-1 Acceptance of the Reset Signal


Fig. 8-2 Power-On Reset Operation


Table 8-1 Hardware Statuses after Reset Operations

| Hardware |  | RESET input in standby mode | RESET input during operations |
| :---: | :---: | :---: | :---: |
| Program counter (PC) |  | Set the three low-order bits of address 000 H in program memory in PC bits 10 to 8 and set the contents of address 001 H in PC bits 7 to 0 . | Set the three low-order bits of address 000 H in program memory in PC bits 10 to 8 and set the contents of address 001 H in PC bits 7 to 0 . |
| PSW C <br>  Sk <br>  In | Carry flag (CY) | Retained | Undefined |
|  | Skip flag (SK0 - SK2) | 0 | 0 |
|  | Interrupt status flag (ISTO) | 0 | 0 |
| Stack pointer (SP) |  | Undefined | Undefined |
| Data memory (RAM) |  | Retained Note | Undefined |
| General register ( $\mathrm{X}, \mathrm{A}, \mathrm{H}, \mathrm{L}$ ) |  | Retained | Undefined |
| Basic interval timer | Counter (BT) | Undefined | Undefined |
|  | Mode register (BTM) | 0 | 0 |
| Serial interface | Shift register (SIO) | Retained | Undefined |
|  | Operation mode register (CSIM) | 0 | 0 |
|  | SBI control register (SBIC) | 0 | 0 |
|  | Slave address register (SVA) | Retained | Undefined |
| Clock generator and clock output circuit | Processor clock control register (PCC) | 0 | 0 |
|  | Clock output mode register (CLOM) | 0 | 0 |
| Interrupt | Interrupt request flag (IRQ×××) | Reset (0) | Reset (0) |
|  | Interrupt enable flag (IE $\times \times \times$ ) | 0 | 0 |
|  | Interrupt master enable flag (IME) | 0 | 0 |
|  | INT0 mode register (IM0) | 0 | 0 |
| Digital I/O port | Output buffer | Off | Off |
|  | Output latch | Cleared (0) | Cleared (0) |
|  | I/O mode register (PMGA, PMGB) | 0 | 0 |
|  | Pull-up resistor specification register (POGA) | 0 | 0 |
| States of pins | $\begin{aligned} & \text { P00 - P03, P10, P12, P20 - P23, } \\ & \text { P30-P33, P60-P63 } \end{aligned}$ | Used as inputs | Used as inputs |
|  | P50-P53 | - High level when pull-up resistor is built in <br> - High impedance when open drain is used in the internal circuit | - High level when pull-up resistor is built in <br> - High impedance when open drain is used in the internal circuit |

Note Data in the data memory whose addresses are 38 H to 3 DH is not defined when the standby mode is released by the $\overline{\operatorname{RESET}}$ input signal.

## 9. INSTRUCTION SET

(1) Representation format and description method of operands

An operand is described in the operand field of each instruction according to the description method corresponding to the operand representation format of the instruction refer to "RA75X Assembler Package User's Manual, Language" (EEU-1363) for details. When two or more elements are described in the description method field, select one of them. Upper-case letters, a number sign (\#), and at mark (@), an exclamation mark (!), and a dollar sign (\$) are keywords, so they can be used without alteration.
Specify an appropriate numeric value or label for immediate data.
The symbols of registers and flags can be used as labels instead of mem, fmem, and bit (refer to the " $\mu$ PD75402A User's Manual" (IEU-644) for details). Some labels, however, cannot be specified in fmem.

| Representation format | Description method |
| :--- | :--- |
| reg <br> reg1 | X, A, H, L <br> X, H, L |
| rp | XA, HL |
| n 4 | 4-bit immediate data or label |
| n 8 | 8-bit immediate data or label |
| mem | 8-bit immediate data or label Note |
| bit | 2-bit immediate data or label |
| fmem | FBOH - FBFH/FFOH - FFFH immediate data or label |
| addr <br> caddr <br> faddr | 11-bit immediate data or label |
| PORTn <br> IEXXX | 11-bit immediate data or label |
| 11-bit immediate data or label |  |

Note Only an even address can be written in mem when 8-bit data is processed.
(2) Legend

A : A register, 4-bit accumulator
H: H register
L : L register
X : X register
XA : Register pair (XA), 8-bit accumulator
HL : Register pair (HL)
PC : Program counter
SP : Stack pointer
CY : Carry flag, bit accumulator
PSW : Program status word
PORTn: Port $n(n=0$ to $3,5,6)$
IME : Interrupt master enable flag
IE××x : Interrupt enable flag
PCC : Processor clock control register

- : Address/bit delimiter
$(x x) \quad$ : Contents addressed by $x x$
$x \times \mathrm{H}$ : Hexadecimal data
(3) Explanation of the symbols in the addressing area field
$\left.\begin{array}{|c|l|}\hline{ }^{*} 1 & \mathrm{MB}=0 \\ \hline{ }^{*} 2 & \begin{array}{l}\mathrm{MB}=0 \quad(00 \mathrm{H}-3 \mathrm{FH}) \\ \mathrm{MB}=15(80 \mathrm{H}-\mathrm{FFH})\end{array} \\ \hline{ }^{*} 3 & \mathrm{MB}=15, \text { fmem }=\mathrm{FBOH}-\mathrm{FBFH} \text { or } \\ \mathrm{FFOH}-\mathrm{FFFH}\end{array} \quad \begin{array}{c}\text { Data memory } \\ \text { addressing }\end{array}\right]$

Remarks 1. MB indicates an accessible memory bank.
2. *4 to ${ }^{*} 7$ indicate each addressable area.
(4) Explanation of the machine cycle field

S indicates the number of machine cycles required for a skip instruction to perform skipping. The following shows the values of $S$.

- When the next instruction is not skipped, S is 0 .
- When the next instruction is skipped, S is 1.

A machine cycle is equal to one cycle (= tcy) of CPU clock $\Phi$. A PCC setting determines the machine cycle. It can be set to one of three different periods.

| Instruction group | Mnemonic | Operand | Number of bytes | Machine cycle | Operation | Addressing area | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transfer instruction | MOV | A, \#n4 | 1 | 1 | $\mathrm{A} \leftarrow \mathrm{n} 4$ |  | String A |
|  |  | XA, \#n8 | 2 | 2 | $\mathrm{XA} \leftarrow \mathrm{n} 8$ |  | String A |
|  |  | HL, \#n8 | 2 | 2 | $\mathrm{HL} \leftarrow \mathrm{n} 8$ |  | String B |
|  |  | A, @HL | 1 | 1 | $\mathrm{A} \leftarrow(\mathrm{HL})$ | *1 |  |
|  |  | @HL, A | 1 | 1 | $(\mathrm{HL}) \leftarrow \mathrm{A}$ | * 1 |  |
|  |  | A, mem | 2 | 2 | $A \leftarrow$ (mem) | * 2 |  |
|  |  | XA, mem | 2 | 2 | $\mathrm{XA} \leftarrow(\mathrm{mem})$ | * 2 |  |
|  |  | mem, A | 2 | 2 | $($ mem $) \leftarrow A$ | *2 |  |
|  |  | mem, XA | 2 | 2 | $($ mem $) \leftarrow$ XA | *2 |  |
|  | XCH | A, @HL | 1 | 1 | $A \leftrightarrow(H L)$ | * 1 |  |
|  |  | A, mem | 2 | 2 | $\mathrm{A} \leftrightarrow$ (mem) | *2 |  |
|  |  | XA, mem | 2 | 2 | $\mathrm{XA} \leftrightarrow$ (mem) | * 2 |  |
|  |  | A, reg 1 | 1 | 1 | $\mathrm{A} \leftrightarrow \mathrm{reg} 1$ |  |  |
|  | MOVT | XA, @PCXA | 1 | 3 | $\mathrm{XA} \leftarrow\left(\mathrm{PC}_{10-8}+\mathrm{XA}\right)_{\text {Rом }}$ |  |  |
| Arithmetic/ logical instruction | ADDS | A, \#n4 | 1 | $1+\mathrm{S}$ | $\mathrm{A} \leftarrow \mathrm{A}+\mathrm{n} 4$ |  | carry |
|  |  | A, @HL | 1 | $1+S$ | $A \leftarrow A+(H L)$ | *1 | carry |
|  | ADDC | A, @HL | 1 | 1 | $A, C Y \leftarrow A+(H L)+C Y$ | * 1 |  |
|  | AND | A, @HL | 1 | 1 | $A \leftarrow A \wedge(H L)$ | *1 |  |
|  | OR | A, @HL | 1 | 1 | $A \leftarrow A \vee(H L)$ | *1 |  |
|  | XOR | A, @HL | 1 | 1 | $A \leftarrow A \forall(H L)$ | *1 |  |
| Accumu- <br> lator <br> manipu- <br> lation <br> instruc- <br> tion | RORC | A | 1 | 1 | $C Y \leftarrow A_{0}, A_{3} \leftarrow C Y, A_{n-1} \leftarrow A_{n}$ |  |  |
|  | NOT | A | 2 | 2 | $\mathrm{A} \leftarrow \overline{\mathrm{A}}$ |  |  |
| Increment/ decrement instruction | INCS | reg | 1 | $1+S$ | $\mathrm{reg} \leftarrow \mathrm{reg}+1$ |  | $\mathrm{reg}=0$ |
|  |  | mem | 2 | $2+S$ | $($ mem $) \leftarrow($ mem $)+1$ | *2 | $(\mathrm{mem})=0$ |
|  | DECS | reg | 1 | $1+S$ | $\mathrm{reg} \leftarrow \mathrm{reg}-1$ |  | $\mathrm{reg}=\mathrm{FH}$ |
| Compari- <br> son <br> instruction | SKE | reg, \#n4 | 2 | $2+S$ | Skip if reg = n4 |  | $\mathrm{reg}=\mathrm{n} 4$ |
|  |  | A, @HL | 1 | $1+\mathrm{S}$ | Skip if $A=(H L)$ | * 1 | $A=(H L)$ |
| Carry flag manipulation instruction | SET1 | CY | 1 | 1 | $C Y \leftarrow 1$ |  |  |
|  | CLR1 | CY | 1 | 1 | $\mathrm{CY} \leftarrow 0$ |  |  |
|  | SKT | CY | 1 | $1+S$ | Skip if $C Y=1$ |  | $C Y=1$ |
|  | NOT1 | CY | 1 | 1 | $\mathrm{CY} \leftarrow \overline{\mathrm{CY}}$ |  |  |


| Instruction group | Mnemonic | Operand | Number of bytes | Machine cycle | Operation | Addressing area | Skip condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Memory bit manipulation instruction | SET1 | mem.bit | 2 | 2 | (mem.bit) $\leftarrow 1$ | *2 |  |
|  |  | fmem.bit | 2 | 2 | (fmem.bit) $\leftarrow 1$ | *3 |  |
|  | CLR1 | mem.bit | 2 | 2 | (mem.bit) $\leftarrow 0$ | *2 |  |
|  |  | fmem.bit | 2 | 2 | (fmem.bit) $\leftarrow 0$ | *3 |  |
|  | SKT | mem.bit | 2 | $2+\mathrm{S}$ | Skip if (mem.bit) $=1$ | *2 | (mem.bit) $=1$ |
|  |  | fmem.bit | 2 | $2+S$ | Skip if (fmem.bit) $=1$ | *3 | (fmem.bit) $=1$ |
|  | SKF | mem.bit | 2 | $2+\mathrm{S}$ | Skip if (mem.bit) $=0$ | *2 | (mem.bit) $=0$ |
|  |  | fmem.bit | 2 | $2+S$ | Skip if (fmem.bit) $=0$ | *3 | $($ fmem. bit) $=0$ |
|  | SKTCLR | fmem.bit | 2 | $2+\mathrm{S}$ | Skip if (fmem.bit) = 1 and clear | *3 | (fmem.bit) $=1$ |
|  | AND1 | CY, fmem.bit | 2 | 2 | $\mathrm{CY} \leftarrow \mathrm{CY} \wedge$ (fmem.bit) | *3 |  |
|  | OR1 | CY, fmem.bit | 2 | 2 | $\mathrm{CY} \leftarrow \mathrm{CY} \vee$ (fmem.bit) | * 3 |  |
|  | XOR1 | CY, fmem.bit | 2 | 2 | $\mathrm{CY} \leftarrow \mathrm{CY} \forall$ (fmem.bit) | *3 |  |
| Branch instruction | BR | addr | - | - | $\mathrm{PC}_{10-0} \leftarrow$ addr <br> (The assembler selects an appropriate instruction from the BRCB !caddr and BR \$addr instructions.) | *4 |  |
|  |  | \$addr | 1 | 2 | $\mathrm{PC}_{10-0} \leftarrow$ addr | * 5 |  |
|  | BRCB | !caddr | 2 | 2 | $\mathrm{PC}_{10-0} \leftarrow$ caddr | * 6 |  |
| Subrou- <br> tine <br> stack control instruction | CALLF | !faddr | 2 | 2 | $\begin{aligned} & (S P-4)(S P-1)(S P-2) \leftarrow 0, \mathrm{PC}_{10-0} \\ & (\mathrm{SP}-3) \leftarrow 0000 \\ & \mathrm{PC}_{10-0} \leftarrow \text { faddr }, \mathrm{SP} \leftarrow \mathrm{SP}-4 \end{aligned}$ | *7 |  |
|  | RET |  | 1 | 3 | $\begin{aligned} & \times, \mathrm{PC}_{10-0} \leftarrow(S P)(S P+3)(S P+2) \\ & S P \leftarrow S P+4 \end{aligned}$ |  |  |
|  | RETS |  | 1 | $3+S$ | $x, \mathrm{PC}_{10-0} \leftarrow(\mathrm{SP})(\mathrm{SP}+3)(\mathrm{SP}+2)$ <br> $S P \leftarrow S P+4$, then skip unconditionally |  | Unconditionally |
|  | RETI |  | 1 | 3 | $\begin{aligned} & x, P_{10-0} \leftarrow(S P)(S P+3)(S P+2) \\ & P S W \leftarrow(S P+4)(S P+5), S P \leftarrow S P+6 \end{aligned}$ |  |  |
|  | PUSH | rp | 1 | 1 | $(S P-1)(S P-2) \leftarrow r p, S P \leftarrow S P-2$ |  |  |
|  | POP | rp | 1 | 1 | $\mathrm{rp} \leftarrow(\mathrm{SP}+1)(\mathrm{SP}), \mathrm{SP} \leftarrow \mathrm{SP}+2$ |  |  |
| Interrupt control instruction | EI |  | 2 | 2 | IME (IPS.3) $\leftarrow 1$ |  |  |
|  |  | IExxx | 2 | 2 | $\mathrm{IE} \times \times \times \leftarrow 1$ |  |  |
|  | DI |  | 2 | 2 | IME (IPS.3) $\leftarrow 0$ |  |  |
|  |  | IExxx | 2 | 2 | $\mathrm{IE} \times \times \times \leftarrow 0$ |  |  |
| Input/ output instruction | IN | A, PORTn | 2 | 2 | $A \leftarrow P O R T n \quad(n=0-3,5,6)$ |  |  |
|  | OUT | PORTn, A | 2 | 2 | PORT $\mathrm{n} \leftarrow \mathrm{A} \quad(\mathrm{n}=2,3,5,6)$ |  |  |
| CPU <br> control instruction | HALT |  | 2 | 2 | Set HALT mode (PCC. $2 \leftarrow 1$ ) |  |  |
|  | STOP |  | 2 | 2 | Set STOP mode (PCC. $3 \leftarrow 1$ ) |  |  |
|  | NOP |  | 1 | 1 | No operation |  |  |

## 10. ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS ( $\mathrm{T} a=25^{\circ} \mathrm{C}$ )


Note Calculate rms with $[\mathrm{rms}]=[$ peak value $] \times \sqrt{\text { duty }}$.

Caution Absolute maximum ratings are rated values beyond which some physical damages may be caused to the product; if any of the parameters in the table above exceeds its rated value even for a moment, the quality of the product may deteriorate. Be sure to use the product within the rated values.

CHARACTERISTICS OF THE OSCILLATION CIRCUIT ( $\mathrm{T}_{\mathrm{a}}=-40$ to $+85{ }^{\circ} \mathrm{C}, \mathrm{V} \mathrm{DD}=2.7$ to 6.0 V )

| Resonator | Recommended constant | Parameter | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ceramic resonator |  | Oscillator frequency (fxx) Note 1 | $\mathrm{V}_{\mathrm{DD}}=$ oscillation voltage range | 2.0 |  | 5.0 Note 3 | MHz |
|  |  | Oscillation settling time Note 2 | After Vod reaches MIN. of the oscillation voltage range |  |  | 4 | ms |
| Crystal |  | Oscillator frequency (fxx) Note 1 |  | 2.0 | 4.19 | 5.0 Note 3 | MHz |
|  |  | Oscillation settling time Note 2 | $V_{D D}=4.5$ to 6.0 V |  |  | 10 | ms |
| External clock |  | X1 input frequency (fx) Note 1 |  | 2.0 |  | 5.0 Note 3 | MHz |
|  |  | X1 input high/low level width ( $\mathrm{t} \times \mathrm{H}, \mathrm{t} \times \mathrm{L}$ ) |  | 100 |  | 250 | ns |

Notes 1. The oscillator frequency and X 1 input frequency indicate only the oscillator characteristics. See the item of $A C$ characteristics for the instruction execution time.
2. The oscillation settling time means the time required for the oscillation to settle after Vdo is applied or after the STOP mode is released.
3. When $4.19 \mathrm{MHz}<\mathrm{fx} \leq 5.0 \mathrm{MHz}$, do not select $\mathrm{PCC}=0011$ as the instruction execution time. When PCC $=0011$, one machine cycle falls short of $0.95 \mu \mathrm{~s}$, the minimum value for the standard.

Caution When the clock oscillator is used, conform to the following guidelines when wiring at the portions surrounded by dotted lines in the figures above to eliminate the influence of the wiring capacity.

- The wiring must be as short as possible.
- Other signal lines must not run in these areas.
- Any line carrying a high fluctuating current must be kept away as far as possible.
- The grounding point of the capacitor of the oscillator must have the same potential as that of Vss. It must not be grounded to ground patterns carrying a large current.
- No signal must be taken from the oscillator.

CAPACITANCE ( $\mathrm{T}_{\mathrm{a}}=25^{\circ} \mathrm{C}, \mathrm{V}$ dD $\left.=0 \mathrm{~V}\right)$

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input capacitance | Cin | $\mathrm{f}=1 \mathrm{MHz}$ <br> 0 V for pins other than pins to be measured |  |  | 15 | pF |
| Output capacitance | Cout |  |  |  | 15 | pF |
| I/O capacitance | $\mathrm{Clo}_{1}$ |  |  |  | 15 | pF |

DC CHARACTERISTICS ( $\mathrm{T}_{\mathrm{a}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V} \mathrm{DD}=2.7$ to 6.0 V )

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Parameter \& Symbol \& \multicolumn{4}{|c|}{Conditions} \& Min. \& Typ. \& Max. \& Unit \\
\hline \multirow[t]{5}{*}{High-level input voltage} \& VIH1 \& \multicolumn{4}{|l|}{Ports 2, 3, and 6} \& 0.7 V do \& \& VDD \& V \\
\hline \& \(\mathrm{V}_{\mathrm{IH} 2}\) \& \multicolumn{4}{|l|}{Ports 0 and 1, and \(\overline{\text { RESET }}\)} \& 0.8 VDD \& \& VDD \& V \\
\hline \& VIH3 \& \multirow[t]{2}{*}{Port 5} \& \multicolumn{3}{|l|}{Built-in pull-up resistor} \& 0.7 Vdd \& \& VDD \& V \\
\hline \& \& \& \multicolumn{3}{|l|}{Open drain} \& 0.7 V do \& \& 10 \& V \\
\hline \& V HH 4 \& \multicolumn{4}{|l|}{X 1 and X 2} \& VdD - 0.5 \& \& VDD \& V \\
\hline \multirow[t]{3}{*}{Low-level input voltage} \& VIL1 \& \multicolumn{4}{|l|}{Ports 2, 3, 5, and 6} \& 0 \& \& 0.3VDD \& V \\
\hline \& VIL2 \& \multicolumn{4}{|l|}{Ports 0 and 1, and RESET} \& 0 \& \& 0.2VDD \& V \\
\hline \& VIL3 \& \multicolumn{4}{|l|}{X1 and X2} \& 0 \& \& 0.4 \& V \\
\hline \multirow[t]{2}{*}{High-level output voltage} \& \multirow[t]{2}{*}{Vor} \& \multirow[t]{2}{*}{Ports 0, 2, 3 , and 6} \& \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{DD}}=4.5\) to 6.0 V , \(\mathrm{loh}=-1 \mathrm{~mA}\)} \& VDD - 1.0 \& \& \& V \\
\hline \& \& \& \multicolumn{3}{|l|}{\(\mathrm{loh}=-100 \mu \mathrm{~A}\)} \& VDD - 0.5 \& \& \& V \\
\hline \multirow[t]{4}{*}{Low-level output voltage} \& \multirow[t]{4}{*}{Vol} \& Ports 3, 5, and 6 \& \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{DD}}=4.5\) to 6.0 V , loL \(=15 \mathrm{~mA}\)} \& \& 0.6 \& 2.0 \& V \\
\hline \& \& Ports 0, 2, \& \multicolumn{3}{|l|}{\(\mathrm{V} \mathrm{DD}=4.5\) to 6.0 V , \(\mathrm{loL}=1.6 \mathrm{~mA}\)} \& \& \& 0.4 \& V \\
\hline \& \& 3, 5, and 6 \& \multicolumn{3}{|l|}{lot \(=400 \mu \mathrm{~A}\)} \& \& \& 0.5 \& V \\
\hline \& \& SBO (Open drain) \& \multicolumn{3}{|l|}{Pull-up resistor: \(1 \mathrm{k} \Omega\) or more \(\mathrm{VDD}=4.5\) to 6.0 V} \& \& \& 0.2VdD \& V \\
\hline \multirow[t]{3}{*}{High-level input leakage current} \& ILIH1 \& \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {DD }}\)} \& \multicolumn{3}{|l|}{Other than X 1 and X 2} \& \& \& 3 \& \(\mu \mathrm{A}\) \\
\hline \& ІІІн2 \& \& \multicolumn{3}{|l|}{X1 and X2} \& \& \& 20 \& \(\mu \mathrm{A}\) \\
\hline \& ІІІн3 \& V in \(=10 \mathrm{~V}\) \& \multicolumn{3}{|l|}{Port 5 (open drain)} \& \& \& 20 \& \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Low-level input leakage current} \& \multirow[t]{2}{*}{\begin{tabular}{l}
ILIL1 \\
ILIL2
\end{tabular}} \& \multirow[t]{2}{*}{\(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\)} \& \multicolumn{3}{|l|}{Other than X 1 and X 2} \& \& \& - 3 \& \(\mu \mathrm{A}\) \\
\hline \& \& \& \multicolumn{3}{|l|}{X1 and X2} \& \& \& - 20 \& \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{High-level output leakage current} \& ILOH1 \& Vout \(=\mathrm{V}_{\text {DD }}\) \& \multicolumn{3}{|l|}{Other than port 5} \& \& \& 3 \& \(\mu \mathrm{A}\) \\
\hline \& ILOH2 \& Vout \(=10 \mathrm{~V}\) \& \multicolumn{3}{|l|}{Port 5 (open drain)} \& \& \& 20 \& \(\mu \mathrm{A}\) \\
\hline Low-level output leakage current \& ILol \& \multicolumn{4}{|l|}{\[
\text { Vout }=0 \mathrm{~V}
\]} \& \& \& - 3 \& \(\mu \mathrm{A}\) \\
\hline \multirow[t]{3}{*}{Built-in pull-up resistor} \& RL1 \& \multicolumn{2}{|l|}{Ports 0, 1, 2, 3, and 6 (excl. P00 and P10) V in \(=0 \mathrm{~V}\)} \& \begin{tabular}{l} 
VDD \\
\hline\(V_{\text {DD }}\) \\
\hline
\end{tabular} \& \(0 \mathrm{~V} \pm 10 \%\)
\(0 \mathrm{~V} \pm 10 \%\) \& \[
\begin{aligned}
\& 15 \\
\& \hline 30
\end{aligned}
\] \& 40 \& 80
300 \& \(k \Omega\)
\(k \Omega\) \\
\hline \& \multirow[t]{2}{*}{RL2} \& \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Port 5
\[
\text { Vout }=V_{D D}-2.0 \mathrm{~V}
\]}} \& VdD \& \(0 \mathrm{~V} \pm 10\) \% \& 15 \& 40 \& 70 \& \(\mathrm{k} \Omega\) \\
\hline \& \& \& \& VDD \& \(0 \mathrm{~V} \pm 10\) \% \& 10 \& \& 60 \& \(k \Omega\) \\
\hline \multirow[t]{7}{*}{Power supply current Note 1} \& \multirow[t]{4}{*}{IDD1

IDD2} \& \multirow[t]{4}{*}{4.19 MHz crystal resonance $\mathrm{C} 1=\mathrm{C} 2=$ 22 pF} \& \multicolumn{3}{|l|}{$\mathrm{V}_{\mathrm{dD}}=5.0 \mathrm{~V} \pm 10$ \% Note 2} \& \& 2.5 \& 8 \& mA <br>
\hline \& \& \& \multicolumn{3}{|l|}{$V_{\text {dD }}=3.0 \mathrm{~V} \pm 10$ \% Note 3} \& \& 0.5 \& 1.5 \& mA <br>
\hline \& \& \& \multirow[t]{2}{*}{HALT mode} \& VDD \& . $0 \mathrm{~V} \pm 10$ \% \& \& 500 \& 1500 \& $\mu \mathrm{A}$ <br>
\hline \& \& \& \& VDD \& $3.0 \mathrm{~V} \pm 10$ \% \& \& 150 \& 450 \& $\mu \mathrm{A}$ <br>
\hline \& \multirow[t]{3}{*}{IdD3} \& \multirow[t]{3}{*}{STOP mode} \& \multicolumn{3}{|l|}{$V_{D D}=5.0 \mathrm{~V} \pm 10 \%$} \& \& 0.5 \& 20 \& $\mu \mathrm{A}$ <br>

\hline \& \& \& \multicolumn{2}{|l|}{\multirow[t]{2}{*}{$$
\begin{aligned}
& \mathrm{VDD}= \\
& 3.0 \mathrm{~V} \pm 10 \%
\end{aligned}
$$}} \& \& \& 0.1 \& 10 \& $\mu \mathrm{A}$ <br>

\hline \& \& \& \& \& $\mathrm{T}_{\mathrm{a}}=25{ }^{\circ} \mathrm{C}$ \& \& 0.1 \& 5 \& $\mu \mathrm{A}$ <br>
\hline
\end{tabular}

Notes 1. This current excludes the current which flows through the built-in pull-up resistors.
2. Value when the processor clock control resistor (PCC) is set to 0011 and the $\mu \mathrm{PD} 75402 \mathrm{~A}(\mathrm{~A})$ is operated in the high-speed mode
3. Value when the PCC is set to 0000 and the $\mu$ PD75402A(A) is operated in the low-speed mode

AC CHARACTERISTICS ( $\mathrm{T}_{\mathrm{a}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V} \mathrm{DD}=2.7$ to $6.0 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CPU clock cycle time Note 1 (minimum instruction execution time $=$ one machine cycle) | tcy | $V_{\text {DD }}=4.5$ to 6.0 V | 0.95 |  | 32 | $\mu \mathrm{s}$ |
|  |  |  | 3.8 |  | 32 | $\mu \mathrm{s}$ |
| Interrupt input high/low level width | tinth, tintl | INT0 | Note 2 |  |  | $\mu \mathrm{s}$ |
|  |  | INT2 | 10 |  |  | $\mu \mathrm{s}$ |
| $\overline{\text { RESET }}$ low-level width | trsL |  | 10 |  |  | $\mu \mathrm{s}$ |

Notes 1. The cycle time of the CPU clock ( $\Phi$ ) (minimum instruction execution time) depends on the connected resonator frequency and the setting of the processor clock control register (PCC). The figure on the right side shows the cycle time tcy characteristics for the supply voltage Vdd.
2. This value is 2 tcy or $128 / \mathrm{fxx}$ according to the setting of the interrupt mode register (IMO).


## Serial transfer operation

## Three-wire serial I/O mode ( $\overline{\text { SCK }} .$. Internal clock output):

| Parameter | Symbol | Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SCK }}$ cycle time | tkcy1 | $V_{\text {DD }}=4.5$ to 6.0 V |  | 1600 |  |  | ns |
|  |  |  |  | 3800 |  |  | ns |
| SCK high/low level width | tкı1 <br> tкH1 | $V_{D D}=4.5$ to 6.0 V |  | tkcry/2-50 |  |  | ns |
|  |  |  |  | tkcy/12-150 |  |  | ns |
| SI setup time (referred to $\overline{\mathrm{SCK}} \uparrow$ ) | tsik1 |  |  | 150 |  |  | ns |
| SI hold time (referred to $\overline{\mathrm{SCK}} \uparrow$ ) | tks11 |  |  | 400 |  |  | ns |
| Delay from $\overline{\text { SCK }} \downarrow$ to | tksor | $\mathrm{RL}=1 \mathrm{k} \Omega$, | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V | 0 |  | 250 | ns |
| SO output |  | $\mathrm{CL}_{L}=100 \mathrm{pF}$ Note |  | 0 |  | 1000 | ns |

Note $R_{L}$ and $C L$ are the resistance and capacitance of the $S O$ output line load respectively.

## Three-wire serial I/O mode (SCK ... External clock input):

| Parameter | Symbol | Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SCK }}$ cycle time | tkcy2 | $V_{\text {DD }}=4.5$ to 6.0 V |  | 800 |  |  | ns |
|  |  |  |  | 3200 |  |  | ns |
| $\overline{\text { SCK }}$ high/low level width | tкı2 <br> tкH2 | $V_{\text {DD }}=4.5$ to 6.0 V |  | 400 |  |  | ns |
|  |  |  |  | 1600 |  |  | ns |
| SI setup time (referred to SCK $\uparrow$ ) | tsik2 |  |  | 100 |  |  | ns |
| SI hold time (referred to $\overline{\mathrm{SCK}} \uparrow$ ) | tks12 |  |  | 400 |  |  | ns |
| Delay from $\overline{\mathrm{SCK}} \downarrow$ to | tksoz | $\mathrm{RL}=1 \mathrm{k} \Omega$, | $\mathrm{V} D=4.5$ to 6.0 V | 0 |  | 300 | ns |
|  |  | $\mathrm{CLL}_{L}=100 \mathrm{pF}$ Note |  | 0 |  | 1000 | ns |

Note $R L$ and $C L$ are the resistance and capacitance of the $S O$ output line load respectively.

SBI mode ( $\overline{\text { SCK }}$... Internal clock output (master)):

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SCK }}$ cycle time | tксу3 | $V_{\text {DD }}=4.5$ to 6.0 V | 1600 |  |  | ns |
|  |  |  | 3800 |  |  | ns |
| $\overline{\text { SCK }}$ high/low level width | tкı3 <br> tкнз | $\mathrm{V} D=4.5$ to 6.0 V | tксхз/2-50 |  |  | ns |
|  |  |  | tкč3/2-150 |  |  | ns |
| SBO setup time (referred to $\overline{\mathrm{SCK}} \uparrow$ ) | tsik3 |  | 150 |  |  | ns |
| SBO hold time (referred to $\overline{\mathrm{SCK}} \uparrow$ ) | tksi3 |  | tксүз/2 |  |  | ns |
| Delay from $\overline{\mathrm{SCK}} \downarrow$ to SBO output | tkso3 | $V_{D D}=4.5$ to 6.0 V | 0 |  | 250 | ns |
|  |  |  | 0 |  | 1000 | ns |
| Delay from $\overline{\text { SCK }}$ t to SBO $\downarrow$ | tкs |  | tксу3 |  |  | ns |
| Delay from SBO $\downarrow$ to $\overline{\text { SCK }}$ | tsbk |  | tксуз |  |  | ns |
| SBO low-level width | tsbL |  | tксуз |  |  | ns |
| SB0 high-level width | tsb |  | tксу3 |  |  | ns |

## SBI mode ( $\overline{\text { SCK }}$... External clock input (slave)):

| Parameter | Symbol | Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SCK }}$ cycle time | tксү4 | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 6.0 V |  | 800 |  |  | ns |
|  |  |  |  | 3200 |  |  | ns |
| $\overline{\text { SCK }}$ high/low level width | tкL4 <br> tкн4 | $V_{\text {DD }}=4.5$ to 6.0 V |  | 400 |  |  | ns |
|  |  |  |  | 1600 |  |  | ns |
| SBO setup time (referred to $\overline{\mathrm{SCK}} \uparrow$ ) | tsik4 |  |  | 100 |  |  | ns |
| SBO hold time (referred to $\overline{\mathrm{SCK}} \uparrow$ ) | tksi4 |  |  | tкč4/2 |  |  | ns |
| Delay from $\overline{\mathrm{SCK}} \downarrow$ to | tkso4 | $\mathrm{RL}=1 \mathrm{k} \Omega$, | $\mathrm{VDD}=4.5$ to 6.0 V | 0 |  | 300 | ns |
| SB0 output |  | $C \mathrm{~L}=100 \mathrm{pF}$ Note |  | 0 |  | 1000 | ns |
| Delay from $\overline{\text { SCK }} \uparrow$ to SB0 $\downarrow$ | tкsB |  |  | tkcy4 |  |  | ns |
| Delay from SBO $\downarrow$ to $\overline{S C K} \downarrow$ | tsbk |  |  | tkcy4 |  |  | ns |
| SBO low-level width | tsbl |  |  | tkcy4 |  |  | ns |
| SB0 high-level width | tsbH |  |  | tkcy4 |  |  | ns |

Note $R_{L}$ and $C_{L}$ are the resistance and capacitance of the $S O$ output line load respectively.

## AC Timing Measurement Points (Excluding X1 Input)



## Clock Timing



## Serial Transfer Timing

Three-wire serial I/O mode:


## Serial Transfer Timing

Bus release signal transfer:


Command signal transfer:


Interrupt Input Timing


RESET Input Timing


DATA HOLD CHARACTERISTICS AT LOW SUPPLY VOLTAGE IN DATA MEMORY STOP MODE ( $\mathrm{T}_{\mathrm{a}}=-40$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Data hold supply <br> voltage | VDDDR |  | 2.0 |  | 6.0 | V |
| Data hold supply <br> current | IDDDR | VDDDR $=2.0 \mathrm{~V}$ | 0.1 | 10 | $\mu \mathrm{~A}$ |  |
| $\overline{\text { RESET setup time }}$ | tsRS |  | 0 |  |  | $\mu \mathrm{~s}$ |
| Oscillation settling <br> time | tos | After VDD reaches the oscillation <br> voltage range when the ceramic <br> resonator is connected |  |  | 4 | ms |
|  | After VDD reaches the oscillation <br> voltage range when the crystal is <br> connected |  |  | 10 | ms |  |

## Data Hold Timing (STOP Mode Release by RESET)



## 11. PACKAGE DIMENSIONS

## 28 PIN PLASTIC DIP (600 mil)




NOTES

1) Each lead centerline is located within 0.25 mm ( 0.01 inch ) of its true position (T.P.) at maximum material condition.
2) Item " $K$ " to center of leads when formed parallel.

| ITEM | MILLIMETERS | INCHES |
| :---: | :---: | :---: |
| A | 38.10 MAX. | 1.500 MAX. |
| B | 2.54 MAX. | 0.100 MAX . |
| C | 2.54 (T.P.) | 0.100 (T.P.) |
| D | $0.50 \pm 0.10$ | $0.020_{-0.005}^{+0.004}$ |
| F | 1.2 MIN. | 0.047 MIN . |
| G | $3.6 \pm 0.3$ | $0.142 \pm 0.012$ |
| H | 0.51 MIN . | 0.020 MIN . |
| I | 4.31 MAX. | 0.170 MAX. |
| J | 5.72 MAX. | 0.226 MAX. |
| K | 15.24 (T.P.) | 0.600 (T.P.) |
| L | 13.2 | 0.520 |
| M | $0.25{ }_{-0.05}^{+0.10}$ | $0.010_{-0.003}^{+0.004}$ |
| N | 0.25 | 0.01 |
| R | 0' 15 | 0, 15 |

## 28PIN PLASTIC SHRINK DIP (400 mil)



## NOTES

1) Each lead centerline is located within 0.17 mm ( 0.007 inch ) of its true position (T.P.) at maximum material condition.
2) Item "K" to center of leads when formed parallel.

| ITEM | MILLIMETERS | INCHES |
| :---: | :--- | :--- |
| A | 28.46 MAX. | 1.121 MAX. |
| B | 2.67 MAX. | 0.106 MAX. |
| C | 1.778 (T.P.) | 0.070 (T.P.) |
| D | $0.50 \pm 0.10$ | $0.020{ }_{-0}^{+0.004}$ |
| F | 0.9 MIN. | 0.035 MIN. |
| G | $3.2 \pm 0.3$ | $0.126 \pm 0.012$ |
| H | 0.51 MIN. | 0.020 MIN. |
| I | 4.31 MAX. | 0.170 MAX. |
| J | 5.08 MAX. | 0.200 MAX. |
| K | 10.16 (T.P.) | 0.400 (T.P.) |
| L | 8.6 | 0.339 |
| M | $0.25{ }_{-0}^{+0.10}$ | $0.010{ }_{-0}^{+0.004}$ |
| N | 0.17 | 0.007 |
| R | $0 \sim 15^{\circ}$ | $0 \sim 15^{\circ}$ |
|  |  | P28C-70-400A-1 |

## 44 PIN PLASTIC QFP ( $\square 10$ )



## NOTE

Each lead centerline is located within 0.15 mm ( 0.006 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
| :---: | :--- | :--- |
| A | $13.6 \pm 0.4$ | $0.535_{-0.016}^{+0.017}$ |
| B | $10.0 \pm 0.2$ | $0.394_{-0.009}^{+0.008}$ |
| C | $10.0 \pm 0.2$ | $0.394_{-0.009}^{+0.008}$ |
| D | $13.6 \pm 0.4$ | $0.535_{-0.016}^{+0.017}$ |
| F | 1.0 | 0.039 |
| G | 1.0 | 0.039 |
| H | $0.35 \pm 0.10$ | $0.014_{-0.005}^{+0.004}$ |
| I | 0.15 | 0.006 |
| J | $0.8(T . P)$. | $0.031(\mathrm{T.P})$ |
| K | $1.8 \pm 0.2$ | $0.071_{-0.009}^{+0.008}$ |
| L | $0.8 \pm 0.2$ | $0.031_{-0.008}^{+0.009}$ |
| M | $0.15_{-0.05}^{+0.10}$ | $0.006_{-0.003}^{+0.004}$ |
| N | 0.10 | 0.004 |
| P | 2.7 | 0.106 |
| Q | $0.1 \pm 0.1$ | $0.004 \pm 0.004$ |
| R | $5^{\circ} \pm 5^{\circ}$ | $5^{\circ} \pm 5^{\circ}$ |
| S | 3.0 MAX. | 0.119 MAX. |
|  |  | P44GB-80-3B4-3 |



Cautions 1. Find the location of pin 1 by checking the location of pin 17, which is connected to the metal cap.
2. The metal cap is connected to pin 17. The electrical level of the metal cap is Vss (GND).
3. The lead length has not been specified because leads are cut without any detailed specifications.

## 12. RECOMMENDED SOLDERING CONDITIONS

The following conditions shall be met when soldering the $\mu$ PD75402A(A).
For details of the recommended soldering conditions, refer to our document "SMD Surface Mount Technology Manual" (IEI-1207).

Please consult with our sales offices in case other soldering process is used, or in case soldering is done under different conditions.

Table 12-1 Soldering Conditions for Surface-Mount Devices
$\mu$ PD75402AGB(A)-×××-3B4: 44-pin plastic OFP (10 $\times 10 \mathrm{~mm}$ )

| Soldering process | Soldering conditions | Symbol |
| :--- | :--- | :--- |
| Infrared ray reflow | Peak package's surface temperature: $230{ }^{\circ} \mathrm{C}$ <br> Reflow time: 30 seconds or less (210 ${ }^{\circ} \mathrm{C}$ or more) <br> Number of reflow processes: 1 | IR30-00-1 |
| VPS | Peak package's surface temperature: $215{ }^{\circ} \mathrm{C}$ <br> Reflow time: 40 seconds or less (200 ${ }^{\circ} \mathrm{C}$ or more) <br> Number of reflow processes: 1 | VP15-00-1 |
| Wave soldering | Solder temperature: $260{ }^{\circ} \mathrm{C}$ or less <br> Flow time: 10 seconds or less <br> Number of flow processes: 1 <br> Preheating temperature: $120^{\circ} \mathrm{C}$ max. (measured on the package <br> surface) | WS60-00-1 |
| Partial heating method | Terminal temperature: $300{ }^{\circ} \mathrm{C}$ or less <br> Flow time: 3 seconds or less (for each side of device) |  |

Caution Do not apply more than a single process at once, except for "Partial heating method."

Table 12-2 Soldering Conditions for Insertion-Mount Devices
$\mu$ PD75402AC(A) $-\times \times \times$ : 28-pin plastic DIP ( 600 mil )
$\mu$ PD75402ACT(A)- $\times \times \times$ : 28-pin plastic shrink DIP (400 mil)

| Soldering process | Soldering conditions |
| :--- | :--- |
| Wave soldering <br> (Only for leads) | Solder temperature: $260{ }^{\circ} \mathrm{C}$ or less <br> Flow time: 10 seconds or less |
| Partial heating method | Terminal temperature: $260{ }^{\circ} \mathrm{C}$ or less <br>  <br> Flow time: 10 seconds or less |

Caution In wave soldering, apply solder only to the lead section. Care must be taken that jet solder does not come in contact with the main body of the package.

## Notice

Other versions of the products are available. For these versions, the recommended reflow soldering conditions have been mitigated as follows:
Higher peak temperature ( $235^{\circ} \mathrm{C}$ ), two-stage, and longer exposure limit.
Contact an NEC representative for details.

## APPENDIX A DIFFERENCES BETWEEN THE $\mu$ PD75402A(A) AND $\mu$ PD75P402



## APPENDIX B DEVELOPMENT TOOLS

The following development tools are provided for developing systems including the $\mu$ PD75402A(A)

| $\begin{aligned} & 0 \\ & \frac{0}{0} \\ & \frac{3}{3} \\ & \frac{1}{0} \\ & \frac{\pi}{T} \end{aligned}$ | IE-75000-R ${ }^{\text {Note } 1}$ <br> IE-75001-R | In-circuit emulator for the 75X series |
| :---: | :---: | :---: |
|  | IE-75000-R-EM ${ }^{\text {Note }} 2$ | Emulation board for the IE-75000-R and IE-75001-R |
|  | EP-75402C-R | Emulation probe for the $\mu$ PD75402AC(A) and $\mu$ PD75402ACT(A) |
|  | $\begin{aligned} & \text { EP-75402GB-R } \\ & \text { EV-9200G-44 } \end{aligned}$ | Emulation probe for the $\mu$ PD75402AGB(A). A 44-pin conversion socket, the EV-9200G-44, is attached to the probe. |
|  | PG-1500 | PROM programmer |
|  | PA-75P402CT | PROM programmer adapter for the $\mu$ PD75P402C and $\mu$ PD75P402CT. Connected to the PG-1500. |
|  | PA-75P402GB | PROM programmer adapter for the $\mu$ PD75P402GB. Connected to the PG-1500. |
| $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 30 \\ & 0 \\ & 0 \\ & \text { in } \end{aligned}$ | IE control program | Host machine <br> - PC-9800 series (MS-DOS ${ }^{\text {TM }}$ Ver. 3.30 to Ver. 5.00A ${ }^{\left.\text {Note }{ }^{3} \text { ) }\right) ~}$ <br> - IBM PC/AT ${ }^{\text {TM }}$ (PC DOS ${ }^{T M}$ Ver. 3.1) |
|  | PG-1500 controller |  |
|  | RA75X relocatable assembler |  |

Notes 1. Maintenance service only
2. Not contained in the IE-75001-R
3. These software cannot use the task swap function, which is available in MS-DOS Ver. 5.00 and Ver. 5.00A.

Remark Refer to "75X Series Selection Guide" (IF-1027) for development tools manufactured by third parties.

## APPENDIX C RELATED DOCUMENTS

## Documents related to the device

| Document name | Document No. |
| :--- | :---: |
| User's manual | IEU-644 |
| Application note | IEA-638 |
| 75X series selection guide | IF-1027 |

## Documents related to development tools

| Document name |  |  | Document No. |
| :---: | :---: | :---: | :---: |
|  | IE-75000-R/IE-75001-R User's Manual |  | EEU-1416 |
|  | IE-75000-R-EM User's Manual |  | EEU-1294 |
|  | EP-75402C-R User's Manual |  | EEU-701 |
|  | EP-75402GB-R User's Manual |  | EEU-702 |
|  | PG-1500 User's Manual |  | EEU-1335 |
|  | RA75X Assembler Package User's Manual | Operation | EEU-1346 |
|  |  | Language | EEU-1363 |
|  | PG-1500 Controller User's Manual |  | EEU-1291 |

## Other related documents

| Document name | Document No. |
| :--- | :---: |
| Package Manual | IEI-1213 |
| SMD Surface Mount Technology Manual | IEI-1207 |
| Quality Grades on NEC Semiconductor Devices | IEI-1209 |
| NEC Semiconductor Device Reliability/Quality Control System | IEI-1203 |
| Electrostatic Discharge (ESD) Test | IEI-1201 |
| Guide to Quality Assurance for Semiconductor Devices | MEI-1202 |

Caution The above documents may be revised without notice. Use the latest versions when you design an application system.

## Cautions on CMOS Devices

Countermeasures against static electricity for all MOSs
Caution When handling MOS devices, take care so that they are not electrostatically charged.
Strong static electricity may cause dielectric breakdown in gates. When transporting or storing MOS devices, use conductive trays, magazine cases, shock absorbers, or metal cases that NEC uses for packaging and shipping. Be sure to ground MOS devices during assembling. Do not allow MOS devices to stand on plastic plates or do not touch pins.
Also handle boards on which MOS devices are mounted in the same way.

## CMOS-specific handling of unused input pins

## Caution Hold CMOS devices at a fixed input level.

Unlike bipolar or NMOS devices, if a CMOS device is operated with no input, an intermediate-level input may be caused by noise. This allows current to flow in the CMOS device, resulting in a malfunction. Use a pull-up or pull-down resistor to hold a fixed input level. Since unused pins may function as output pins at unexpected times, each unused pin should be separately connected to the VdD or GND pin through a resistor.
If handling of unused pins is documented, follow the instructions in the document.

## Statuses of all MOS devices at initialization

Caution The initial status of a MOS device is unpredictable when power is turned on. Since characteristics of a MOS device are determined by the amount of ions implanted in molecules, the initial status cannot be determined in the manufacture process. NEC has no responsibility for the output statuses of pins, input and output settings, and the contents of registers at power on. However, NEC assures operation after reset and items for mode setting if they are defined.
When you turn on a device having a reset function, be sure to reset the device first.
[MEMO]

## [MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document. NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.
The devices listed in this document are not suitable for use in aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intend to use NEC devices for above applications or they intend to use "Standard" quality grade NEC devices for applications not intended by NEC, please contact our sales people in advance.
Application examples recommended by NEC Corporation
Standard: Computer, Office equipment, Communication equipment, Test and Measurement equipment, Machine tools, Industrial robots, Audio and Visual equipment, Other consumer products, etc.
Special: Automotive and Transportation equipment, Traffic control systems, Antidisaster systems, Anticrime systems, etc.

MS-DOS is a trademark of Microsoft Corporation.
PC/AT and PC DOS are trademarks of IBM Corporation.

