## 4-BIT SINGLE-CHIP MICROCONTROLLER

## DESCRIPTION

The $\mu$ PD753108 is one of the 75XL Series 4-bit single-chip microcontroller chips and has a data processing capability comparable to that of an 8-bit microcontroller.

The existing 75X Series containing an LCD controller/driver supplies an 80-pin package.
The $\mu$ PD753108 supplies a 64-pin package, which is suitable for small-scale systems.
It features expanded CPU functions and can provide high-speed operation at a low supply voltage of 1.8 V compared with the existing $\mu$ PD75308B.

Detailed function descriptions are provided in the following user's manual. Be sure to read it before designing.

## $\mu$ PD753108 User's Manual: U10890E

## FEATURES

- Low voltage operation: $\mathrm{V}_{\mathrm{DD}}=1.8$ to 5.5 V
- Can be driven by two 1.5 V batteries
- Internal memory
- Program memory (ROM):
$4096 \times 8$ bits ( $\mu$ PD753104)
$6144 \times 8$ bits ( $\mu$ PD753106)
$8192 \times 8$ bits ( $\mu$ PD753108)
- Data memory (RAM):

$$
512 \times 4 \text { bits }
$$

- Capable of high-speed operation and variable instruction execution time for power saving
- $0.95,1.91,3.81,15.3 \mu \mathrm{~s}$ (@ 4.19 MHz with main system clock)
- 0.67, 1.33, 2.67, 10.7 $\mu \mathrm{s}$ (@ 6.0 MHz with main system clock)
- $122 \mu \mathrm{~s}$ (@ 32.768 kHz with subsystem clock)
- Internal programmable LCD controller/driver
- Small package:

64-pin plastic QFP $(14 \times 14)$, 64-pin plastic LQFP $(14 \times 14)$,
64 -pin plastic LQFP $(12 \times 12)$, 64 -pin plastic TQFP $(12 \times 12)$

- One-time PROM version: $\mu$ PD75P3116


## APPLICATIONS

Remote controllers, cameras, hemadynamometers, electronic scale, gas meters, etc.

Unless otherwise indicated, references in this data sheet to the $\mu$ PD753108 mean the $\mu$ PD753104 and $\mu$ PD753106.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

## ORDERING INFORMATION

|  | Part Number | Package |  |
| :---: | :---: | :---: | :---: |
|  | $\mu$ PD753104GC-xxx-AB8 | 64-pin plastic QFP | $(14 \times 14)$ |
| * | $\mu \mathrm{PD} 753104 \mathrm{GC}-\times \times \times-8 \mathrm{BS}$ | 64-pin plastic LQFP | $(14 \times 14)$ |
|  | $\mu \mathrm{PD} 753104 \mathrm{GK}-\times \times \times-8 \mathrm{~A} 8$ | 64-pin plastic LQFP | $(12 \times 12)$ |
|  | $\mu \mathrm{PD} 753104 \mathrm{GK}-\times \times \times-9 \mathrm{ET}$ | 64-pin plastic TQFP | $(12 \times 12)$ |
|  | $\mu \mathrm{PD} 753106 \mathrm{GC}-\times \times \times$-AB8 | 64-pin plastic QFP | $(14 \times 14)$ |
| $\star$ | $\mu \mathrm{PD} 753106 \mathrm{GC}-\times \times \times-8 \mathrm{BS}$ | 64-pin plastic LQFP | $(14 \times 14)$ |
|  | $\mu \mathrm{PD} 753106 \mathrm{GK}-\times \times \times$-8A8 | 64-pin plastic LQFP | $(12 \times 12)$ |
|  | $\mu$ PD753106GK-xxx-9ET | 64-pin plastic TQFP | $(12 \times 12)$ |
|  | $\mu \mathrm{PD} 753108 \mathrm{GC}-\times \times \times-\mathrm{AB8}$ | 64-pin plastic QFP | $(14 \times 14)$ |
| $\star$ | $\mu \mathrm{PD} 753108 \mathrm{GC}-\times \times \times-8 \mathrm{BS}$ | 64-pin plastic LQFP | $(14 \times 14)$ |
|  | $\mu \mathrm{PD} 753108 \mathrm{GK}-\times \times \times$-8A8 | 64-pin plastic LQFP | $(12 \times 12)$ |
|  | $\mu$ PD753108GK-×xx-9ET | 64-pin plastic TQFP | $(12 \times 12)$ |

Remark $x x x$ indicates ROM code suffix.

## OVERVIEW OF FUNCTIONS



## CONTENTS

1. PIN CONFIGURATION (TOP VIEW) ..... 6
2. BLOCK DIAGRAM ..... 8
3. PIN FUNCTIONS ..... 9
3.1 Port Pins ..... 9
3.2 Non-Port Pins ..... 11
3.3 Pin I/O Circuits ..... 13
3.4 Recommended Connections of Unused Pins ..... 15
4. SWITCHING FUNCTION BETWEEN Mk I MODE AND Mk II MODE ..... 16
4.1 Difference Between Mk I Mode and Mk II Mode ..... 16
4.2 Setting Method of Stack Bank Select Register (SBS) ..... 17
5. MEMORY CONFIGURATION ..... 18
6. PERIPHERAL HARDWARE FUNCTION ..... 23
6.1 Digital I/O Port ..... 23
6.2 Clock Generator ..... 23
6.3 Subsystem Clock Oscillator Control Functions ..... 25
6.4 Clock Output Circuit ..... 26
6.5 Basic Interval Timer/Watchdog Timer ..... 27
6.6 Watch Timer ..... 28
6.7 Timer/Event Counter ..... 29
6.8 Serial Interface ..... 33
6.9 LCD Controller/Driver ..... 35
6.10 Bit Sequential Buffer ..... 37
7. INTERRUPT FUNCTION AND TEST FUNCTION ..... 38
8. STANDBY FUNCTION ..... 40
9. RESET FUNCTION ..... 41
10. MASK OPTION ..... 44
11. INSTRUCTION SET ..... 45
12. ELECTRICAL SPECIFICATIONS ..... 59
13. CHARACTERISTIC CURVES (FOR REFERENCE ONLY) ..... 75
14. PACKAGE DRAWINGS ..... 78
15. RECOMMENDED SOLDERING CONDITIONS ..... 82
APPENDIX A. $\mu$ PD75308B, 753108 AND 75P3116 FUNCTIONAL LIST ..... 84
APPENDIX B. DEVELOPMENT TOOLS ..... 86
APPENDIX C. RELATED DOCUMENTS ..... 95

## 1. PIN CONFIGURATION (TOP VIEW)

- 64-pin plastic QFP $(14 \times 14)$ $\mu$ PD753104GC- $x \times x-$ AB8, 753106GC- $\times x \times-$ AB8, 753108GC- $\times x \times-$ AB8
$\star \quad$ - 64-pin plastic LQFP $(14 \times 14)$ $\mu$ PD753104GC- $\times \times \times-8 B S, 753106 G C-\times \times \times-8 B S, 753108 G C-\times \times \times-8 B S$
- 64-pin plastic LQFP (12 $\times 12$ ) $\mu$ PD753104GK- $\times \times \times-8 A 8,753106 G K-\times \times \times-8 A 8,753108 G K-\times \times \times-8 A 8$
- 64-pin plastic TQFP ( $12 \times 12$ ) $\mu$ PD753104GK- $\times \times \times-9 E T$, 753106GK- $\times \times \times-9 E T$, 753108GK- $\times \times \times-9 E T$


Note Connect the IC (Internally Connected) pin directly to Vod.

## Pin Identification

| P00 to P03: | Port 0 | Vlco to Vlcz: | LCD power supply 0 to 2 |
| :---: | :---: | :---: | :---: |
| P10 to P13: | Port 1 | BIAS: | LCD power supply bias control |
| P20 to P23: | Port 2 | LCDCL: | LCD clock |
| P30 to P33: | Port 3 | SYNC: | LCD synchronization |
| P50 to P53: | Port 5 | TIO to TI2: | Timer input 0 to 2 |
| P60 to P63: | Port 6 | PTO0 to PTO2: | Programmable timer output 0 to 2 |
| P80 to P83: | Port 8 | BUZ: | Buzzer clock |
| P90 to P93: | Port 9 | PCL: | Programmable clock |
| KR0 to KR3: | Key return 0 to 3 | INT0, INT1, INT4: | External vectored interrupt 0, 1, 4 |
| $\overline{\text { SCK: }}$ | Serial clock | INT2: | External test input 2 |
| SI: | Serial input | X1, X2: | Main system clock oscillation 1, 2 |
| SO: | Serial output | XT1, XT2: | Subsystem clock oscillation 1, 2 |
| SB0, SB1: | Serial data bus 0, 1 | VDD: | Positive power supply |
| RESET: | Reset | Vss: | Ground |
| S0 to S23: | Segment output 0 to 23 | IC: | Internally connected |
| COMO to COM | Common output 0 to 3 |  |  |



Note The ROM capacity depends on the product.

## 3. PIN FUNCTIONS

### 3.1 Port Pins (1/2)

| Pin Name | I/O | Alternate Function | Function | $\begin{gathered} \hline \text { 8-Bit } \\ \text { I/O } \end{gathered}$ | After Reset | I/O Circuit TypeNote 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P00 | Input | INT4 | 4-bit input port (Port 0). <br> An on-chip pull-up resistor can be specified by means of software setting in 3-bit units. | No | Input | (B) |
| P01 |  | $\overline{\text { SCK }}$ |  |  |  | (F)-A |
| P02 |  | SO/SB0 |  |  |  | (F)-B |
| P03 |  | SI/SB1 |  |  |  | (M)-C |
| P10 | Input | INT0 | 4-bit input port (Port 1). <br> An on-chip pull-up resistor can be specified by means of software setting in 4-bit units. P10/INTO can select noise eliminator. | No | Input | (B)-C |
| P11 |  | INT1 |  |  |  |  |
| P12 |  | T11/TI2/INT2 |  |  |  |  |
| P13 |  | TIO |  |  |  |  |
| P20 | I/O | PTO0 | 4-bit I/O port (Port 2). <br> An on-chip pull-up resistor can be specified by means of software setting in 4-bit units. | No | Input | E-B |
| P21 |  | PTO1 |  |  |  |  |
| P22 |  | PCL/PTO2 |  |  |  |  |
| P23 |  | BUZ |  |  |  |  |
| P30 | I/O | LCDCL | Programmable 4-bit I/O port (Port 3). Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be specified by means of software setting in 4-bit units. | No | Input | E-B |
| P31 |  | SYNC |  |  |  |  |
| P32 |  | - |  |  |  |  |
| P33 |  | - |  |  |  |  |
| P50 to P53 ${ }^{\text {Note } 2}$ | I/O | - | N-ch open-drain 4-bit I/O port (Port 5). <br> An on-chip pull-up resistor can be specified in 1-bit units (mask option). <br> Withstand voltage is 13 V in open-drain mode. | No | High level (when pullup resistors are provided) or highimpedance | M-D |

Notes 1. Characters in parentheses indicate the Schmitt-triggered input.
2. If on-chip pull-up resistors are not specified by mask option (when used as N -ch open-drain input port), low-level input leakage current increases when input or bit manipulation instruction is executed.

### 3.1 Port Pins (2/2)

| Pin Name | I/O | Alternate Function | Function | 8-Bit <br> I/O | After Reset | I/O Circuit Type ${ }^{\text {Note } 1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P60 | I/O | KRO | Programmable 4-bit I/O port (Port 6). Input/output can be specified in 1-bit units. An on-chip pull-up resistor can be specified by means of software setting in 4-bit units. | No | Input | (F)-A |
| P61 |  | KR1 |  |  |  |  |
| P62 |  | KR2 |  |  |  |  |
| P63 |  | KR3 |  |  |  |  |
| P80 | I/O | S23 | 4-bit I/O port (Port 8). <br> An on-chip pull-up resistor can be specified by means of software setting in 4-bit units ${ }^{\text {Note } 2}$. | Yes | Input | H |
| P81 |  | S22 |  |  |  |  |
| P82 |  | S21 |  |  |  |  |
| P83 |  | S20 |  |  |  |  |
| P90 | I/O | S19 | 4-bit I/O port (Port 9). <br> An on-chip pull-up resistor can be specified by means of software setting in 4-bit units ${ }^{\text {Note }} 2$. |  | Input | H |
| P91 |  | S18 |  |  |  |  |
| P92 |  | S17 |  |  |  |  |
| P93 |  | S16 |  |  |  |  |

Notes 1. Characters in parentheses indicate the Schmitt-triggered input.
2. When these pins are used as segment signal output pins, do not connect the on-chip pull-up resistor by means of software.

### 3.2 Non-Port Pins (1/2)

| Pin Name | I/O | Alternate Function | Function |  | After Reset | I/O Circuit Type ${ }^{\text {Note }} 1$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TIO | Input | P13 | External event pulse input to the timer/event counter. |  | Input | (B)-C |
| TI1 |  | P12/INT2/TI2 |  |  |  |  |
| TI2 |  | P12/INT2/TI1 |  |  |  |  |
| PTOO | Output | P20 | Timer/event counter output |  | Input | E-B |
| PTO1 |  | P21 |  |  |  |  |
| PTO2 |  | P22/PCL |  |  |  |  |
| PCL |  | P22/PTO2 | Clock output |  |  |  |
| BUZ |  | P23 | Optional frequency output (for buzzer output or system clock trimming) |  |  |  |
| $\overline{\text { SCK }}$ | I/O | P01 | Serial clock I/O |  | Input | (F)-A |
| SO/SB0 |  | P02 | Serial data output <br> Serial data bus I/O |  |  | (F)-B |
| SI/SB1 |  | P03 | Serial data input <br> Serial data bus I/O |  |  | (M) - C |
| INT4 | Input | P00 | Edge detection vectored interrupt input (both rising edge and falling edge detection) |  | Input | (B) |
| INTO | Input | P10 | Edge detection vectored interrupt input (detection edge can be selected). INT0/P10 can select noise eliminator. | Noise eliminator/ asynchronous selection | Input | (B)-C |
| INT1 |  | P11 |  | Asynchronous |  |  |
| INT2 |  | P12/TI1/TI2 | Rising edge detection testable input | Asynchronous |  |  |
| KR0 to KR3 | Input | P60 to P63 | Falling edge detection testable input |  | Input | (F)-A |
| S0 to S15 | Output | - | Segment signal output |  | Note 2 | G-A |
| S16 to S19 | Output | P93 to P90 | Segment signal output |  | Input | H |
| S20 to S23 | Output | P83 to P80 | Segment signal output |  | Input | H |
| COM0 to COM3 | Output | - | Common signal output |  | Note 2 | G-B |
| V Lco to V Lcz | - | - | LCD drive power On-chip split resistor is enabled (mask option). |  | - | - |
| BIAS | Output | - | Output for external split resistor disconnect |  | Note 3 | - |
| LCDCL ${ }^{\text {Note }} 4$ | Output | P30 | Clock output for externally expanded driver |  | Input | E-B |
| SYNC ${ }^{\text {Note } 4}$ | Output | P31 | Clock output for externally expanded driver synchronization |  | Input | E-B |

Notes 1. Characters in parentheses indicate the Schmitt-triggered input.
2. Each display output selects the following VLcx as input source. S0 to S15: V Vc1, COM0 to COM2: Vlc2, COM3: Vlco
3. When a split resistor is contained ........Low level When no split resistor is contained ...... High impedance
4. These pins are provided for future system expansion. At present, these pins are used only as pins P30 and P31.

### 3.2 Non-Port Pins (2/2)

| Pin Name | 1/O | Alternate Function | Function | After Reset | I/O Circuit Type ${ }^{\text {Note }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| X1 | Input | - | Crystal/ceramic connection pin for the main system clock oscillation. When the external clock is used, input the external clock to pin X1, and the inverted phase of the external clock to pin X2. | - | - |
| X2 | - |  |  |  |  |
| XT1 | Input | - | Crystal connection pin for the subsystem clock oscillation. When the external clock is used, input the external clock to pin XT1, and the inverted phase of the external clock to pin XT2. Pin XT1 can be used as a 1-bit input (test) pin. | - | - |
| XT2 | - |  |  |  |  |
| RESET | Input | - | System reset input (low-level active) | - | (B) |
| IC | - | - | Internally connected. Connect directly to Vdd. | - | - |
| VDD | - | - | Positive power supply | - | - |
| Vss | - | - | Ground potential | - | - |

Note Characters in parentheses indicate the Schmitt-triggered input.

### 3.3 Pin I/O Circuits

The $\mu$ PD753108 pin I/O circuits are shown schematically.
(1/2)
Type A

| Type F-B | Type H |
| :---: | :---: |
| P.U.R. : Pull-Up Resistor |  |
| Type G-A | Type M-C |
|  | P.U.R. : Pull-Up Resistor |
| Type G-B | Type M-D |
|  | Note The pull-up resistor operates only when an input instruction is executed (current flows from Vod to the pin when the pin is low). |

### 3.4 Recommended Connections of Unused Pins

Table 3-1. List of Recommended Connections for Unused Pins

| Pin Name | Recommended Connection |
| :---: | :---: |
| P00/INT4 | Connect to Vss or Vdo. |
| P01/SCK | At input: Independently connect to $\mathrm{V}_{\text {ss }}$ or $\mathrm{V}_{\mathrm{DD}}$ via a resistor. <br> At output: Leave open. |
| P02/SO/SB0 |  |
| P03/SI/SB1 | Connect to Vss. |
| P10/INT0, P11/INT1 | Connect to Vss or Vid. |
| P12/TI1/TI2/INT2 |  |
| P13/TI0 |  |
| P20/PTO0 | At input: Independently connect to Vss or Vod via a resistor. <br> At output: Leave open. |
| P21/PTO1 |  |
| P22/PCL/PTO2 |  |
| P23/BUZ |  |
| P30/LCDCL |  |
| P31/SYNC |  |
| P32 |  |
| P33 |  |
| P50 to P53 | At input: Connect to Vss. <br> At output: Connect to Vss (do not connect a pull-up resistor of mask option). |
| P60/KR0 to P63/KR3 | At input: Independently connect to $\mathrm{V}_{\text {ss }}$ or $\mathrm{V}_{\mathrm{DD}}$ via a resistor. <br> At output: Leave open. |
| S0 to S15 | Leave open. |
| COM0 to COM3 |  |
| S16/P93 to S19/P90 | At input: Independently connect to Vss or Vdd via a resistor. <br> At output: Leave open. |
| S20/P83 to S23/P80 |  |
| VLco to VLc2 | Connect to Vss. |
| BIAS | Only if all of VLco to VLcz are unused, connect to Vss. In other cases, leave open. |
| XT1 ${ }^{\text {Note }}$ | Connect to Vss. |
| XT2 ${ }^{\text {Note }}$ | Leave open. |
| IC | Connect directly to Vod. |

Note When the subsystem clock is not used, specify SOS. $0=1$ (so as not to use the on-chip feedback resistor).

## 4. SWITCHING FUNCTION BETWEEN Mk I MODE AND Mk II MODE

### 4.1 Difference Between Mk I Mode and Mk II Mode

The CPU of the $\mu$ PD753108 has the following two modes: Mk I and Mk II, either of which can be selected. The mode can be switched by bit 3 of the stack bank select register (SBS).

- Mk I mode: Upward compatible with the $\mu$ PD75308B. Can be used in the 75XL CPU with a ROM capacity of up to 16 KB .
- Mk II mode: Incompatible with the $\mu$ PD75308B. Can be used in all the 75XL CPU's including those products whose ROM capacity is more than 16 KB .

Table 4-1. Differences Between Mk I Mode and Mk II Mode

|  | Mk I Mode | Mk II Mode |
| :--- | :--- | :--- |
| Number of stack bytes <br> for subroutine instructions | 2 bytes | 3 bytes |
| BRA !addr1 instruction <br> CALLA !addr1 instruction | Not available | Available |
| CALL !addr instruction | 3 machine cycles | 4 machine cycles |
| CALLF !faddr instruction | 2 machine cycles | 3 machine cycles |

Caution The Mk II mode supports a program area exceeding 16 KB for the 75 X and 75 XL Series. Therefore, this mode is effective for enhancing software compatibility with products exceeding 16 KB .
When the Mk II mode is selected, the number of stack bytes used during execution of subroutine call instructions increases by one byte per stack compared to the MkI mode. When the CALL !addr and CALLF !faddr instructions are used, the machine cycle becomes longer by one machine cycle. Therefore, use the Mk I mode if the RAM efficiency and processing performance are more important than software compatibility.

### 4.2 Setting Method of Stack Bank Select Register (SBS)

Switching between the Mk I mode and Mk II mode can be done by the stack bank select register (SBS). Figure 4-1 shows the format.

The SBS is set by a 4-bit memory manipulation instruction.
When using the Mk I mode, the SBS must be initialized to $100 \times B^{\text {Note }}$ at the beginning of a program. When using the Mk II mode, it must be initialized to $000 \times \mathrm{B}^{\text {Note }}$.

Note Set the desired value in the $\times$ position.

Figure 4-1. Stack Bank Select Register Format


Caution Since SBS3 is set to "1" after a RESET signal is generated, the CPU operates in the Mk I mode. When executing an instruction in the Mk II mode, set SBS3 to " 0 " to select the Mk II mode.

## 5. MEMORY CONFIGURATION

- Program Memory (ROM) .... $4096 \times 8$ bits ( $\mu$ PD753104)
$\ldots .6144 \times 8$ bits ( $\mu$ PD753106)
.... $8192 \times 8$ bits ( $\mu$ PD753108)
- Addresses 0000 H and 0001 H

Vector table wherein the program start address and the values set for the RBE and MBE at the time a $\overline{\text { RESET }}$ signal is generated are written. Reset start is possible from any address.

- Addresses 0002H to 000DH

Vector table wherein the program start address and the values set for the RBE and MBE by each vectored interrupt are written. Interrupt servicing can start from any address.

- Addresses 0020H to 007FH

Table area referenced by the GETI instruction ${ }^{\text {Note }}$.

Note The GETI instruction realizes a 1-byte instruction on behalf of any 2-byte instruction, 3-byte instruction, or two 1-byte instructions. It is used to decrease the number of program steps.

- Data Memory (RAM)
- Data area ... 512 words $\times 4$ bits ( 000 H to 1 FFH )
- Peripheral hardware area ... 128 words $\times 4$ bits (F80H to FFFH)

Figure 5-1. Program Memory Map (1/3)
(a) $\mu$ PD753104


Note Can be used in Mk II mode only.

Remark In addition to the above, a branch can be taken to the address indicated by changing only the lower eight bits of PC by executing the BR PCDE or BR PCXA instruction.

Figure 5-1. Program Memory Map (2/3)
(b) $\mu$ PD753106


Note Can be used in Mk II mode only.
Remark In addition to the above, a branch can be taken to the address indicated by changing only the lower eight bits of PC by executing the BR PCDE or BR PCXA instruction.

Figure 5-1. Program Memory Map (3/3)
(c) $\mu$ PD753108


Note Can be used in Mk II mode only.
Remark In addition to the above, a branch can be taken to the address indicated by changing only the lower eight bits of PC by executing the BR PCDE or BR PCXA instruction.

Figure 5-2. Data Memory Map


Note Either memory bank 0 or 1 can be selected for the stack area.

## 6. PERIPHERAL HARDWARE FUNCTION

### 6.1 Digital I/O Port

There are three kinds of I/O port.

- CMOS input ports (Ports 0,1): 8
- CMOS I/O ports (Ports 2, 3, 6, 8, 9): 20

| - N-ch open-drain I/O ports (Port 5): |  |
| :--- | ---: |
| Total | 42 |

Table 6-1. Types and Features of Digital Ports

| Port Name | Function | Operation and Features |  | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| Port 0 | 4-bit input | When the serial interface function is used, the alternate function pins function as output ports depending on the operation mode. |  | Also used for the INT4, $\overline{\text { SCK }}$, SO/SB0, SI/SB1 pins. |
| Port 1 |  | 4-bit input only port. |  | Also used for the INTO to INT2/TI1/TI2, TIO pins. |
| Port 2 | 4-bit I/O | Input/output can be specified in 4-bit units. |  | Also used for the PTOO to PTO2/PCL, BUZ pins. |
| Port 3 |  | Input/output can be specified in 1-bit units. |  | Also used for the LCDCL, SYNC pins. |
| Port 5 | 4-bit I/O ( N -ch opendrain, 13 V withstand voltage) | Input/output can be specified in 4-bit units. On-chip pull-up resistor can be specified in 1-bit units by mask option. |  | - |
| Port 6 | 4-bit I/O | Input/output can be specified in 1-bit units. |  | Also used for the KR0 to KR3 pins. |
| Port 8 |  | Input/output can be specified in 4-bit units. | Ports 8 and 9 are paired and data can be input/ output in 8 -bit units. | Also used for the S20 to S23 pins. |
| Port 9 |  |  |  | Also used for the S16 to S19 pins. |

### 6.2 Clock Generator

The clock generator is a device that generates the clock which is supplied to peripheral hardware on the CPU and is configured as shown in Figure 6-1.

The clock generator operates according to how the processor clock control register (PCC) and system clock control register (SCC) are set.

There are two kinds of clocks, main system clock and subsystem clock.
The instruction execution time can also be changed.

- 0.95, 1.91, 3.81, $15.3 \mu \mathrm{~s}$ (main system clock: @ 4.19 MHz operation)
- 0.67, 1.33, 2.67, 10.7 $\mu \mathrm{s}$ (main system clock: @ 6.0 MHz operation)
- $122 \mu$ s (subsystem clock: @ 32.768 kHz operation)

Figure 6-1. Clock Generator Block Diagram


Note Instruction execution

Remarks 1. $\mathrm{fx}_{\mathrm{x}}=$ Main system clock frequency
2. $\mathrm{fxt}=$ Subsystem clock frequency
3. $\Phi=$ CPU clock
4. PCC: Processor Clock Control register
5. SCC: System Clock Control register
6. One clock cycle (tcy) of the CPU clock is equal to one machine cycle of the instruction.

### 6.3 Subsystem Clock Oscillator Control Functions

The $\mu$ PD753108 subsystem clock oscillator has the following two control functions.

- Selects by means of software whether an on-chip feedback resistor is to be used or not ${ }^{\text {Note }}$.
- Reduces current consumption by decreasing the drive current of the on-chip inverter when the supply voltage is high ( $\mathrm{V}_{\mathrm{DD}} \geq 2.7 \mathrm{~V}$ ).

Note When the subsystem clock is not used, set SOS. 0 to 1 (so as not to use the on-chip feedback resistor) by software, connect XT1 to Vss, and leave XT2 open. This makes it possible to reduce the current consumption in the subsystem clock oscillator.

The above functions can be used by switching the bits 0 and 1 of the sub-oscillator control register (SOS). (See Figure 6-2.)

Figure 6-2. Subsystem Clock Oscillator


### 6.4 Clock Output Circuit

The clock output circuit is provided to output the clock pulses from the P22/PTO2/PCL pin to the remote control wave outputs and peripheral LSI's.

- Clock output (PCL): $\Phi, 524,262,65.5 \mathrm{kHz}$ (main system clock: @ 4.19 MHz operation)
$\Phi, 750,375,93.8 \mathrm{kHz}$ (main system clock: @ 6.0 MHz operation)

Figure 6-3. Clock Output Circuit Block Diagram


Remark Special care has been taken in designing the chip so that small-width pulses may not be output when switching clock output enable/disable.

### 6.5 Basic Interval Timer/Watchdog Timer

The basic interval timer/watchdog timer has the following functions.

- Interval timer operation to generate a reference time interrupt
- Watchdog timer operation to detect a runaway of program and reset the CPU
- Selects and counts the wait time when the standby mode is released
- Reads the contents of counting

Figure 6-4. Basic Interval Timer/Watchdog Timer Block Diagram


Note Instruction execution

### 6.6 Watch Timer

The $\mu$ PD753108 has one watch timer channel which has the following functions.

- Sets the test flag (IRQW) at 0.5 -second intervals. The standby mode can be released by the IRQW.
$\bullet 0.5$-second interval can be created by both the main system clock ( 4.19 MHz ) and subsystem clock ( 32.768 kHz ).
- Convenient for program debugging and checking as interval becomes 128 times longer ( 3.91 ms ) with the fast feed mode.
- Outputs the frequencies (2.048, 4.096, 32.768 kHz ) to the P23/BUZ pin, usable for buzzer and trimming of system clock oscillation frequencies.
- Clears the frequency divider to make the watch start with zero seconds.

Figure 6-5. Watch Timer Block Diagram


Remark The values enclosed in parentheses are applied when $\mathrm{fx}_{\mathrm{x}}=4.19 \mathrm{MHz}$ and $\mathrm{fxt}=32.768 \mathrm{kHz}$.

### 6.7 Timer/Event Counter

The $\mu$ PD753108 has three channels of timer/event counters. Its configuration is shown in Figures 6-6 to 6-8. The timer/event counter has the following functions.

- Programmable interval timer operation
- Square wave output of any frequency to the PTOn pin ( $\mathrm{n}=0$ to 2 )
- Event counter operation
- Divides the frequency of signal input via the TIn pin to $1-\mathrm{Nth}$ of the original signal and outputs the divided frequency to the PTOn pin (frequency divider operation).
- Supplies the serial shift clock to the serial interface circuit.
- Reads the count value.

The timer/event counter operates in the following four modes as set by the mode register.

Table 6-2. Operation Modes of Timer/Event Counter

| Mode | Channel |  |  |
| :--- | :---: | :---: | :---: |
| 8-bit timer/event counter mode |  |  |  |
|  | Gate control function | Nonote | No |
| PWM pulse generator mode | No | Yes |  |
| 16-bit timer/event counter mode |  |  |  |
|  | Gate control function | NoNote | Yes |
| Carrier generator mode | No | Yes |  |

Note Used for gate control signal generation

Figure 6-6. Timer/Event Counter (Channel 0) Block Diagram


Note Instruction execution

Caution When setting data to TMO, be sure to set bit 1 to 0 .

Figure 6-7. Timer/Event Counter (Channel 1) Block Diagram


Figure 6-8. Timer/Event Counter (Channel 2) Block Diagram


Note Instruction execution

### 6.8 Serial Interface

The $\mu$ PD753108 incorporates a clock-synchronous 8 -bit serial interface. The serial interface can be used in the following four modes.

- Operation stop mode
- 3-wire serial I/O mode
- 2-wire serial I/O mode
- SBI mode



### 6.9 LCD Controller/Driver

The $\mu$ PD753108 incorporates a display controller which generates segment and common signals according to the display data memory contents and incorporates segment and common drivers which can drive the LCD panel directly.

The $\mu$ PD753108 LCD controller/driver has the following functions:

- Display data memory is read automatically by DMA operation and segment and common signals are generated.
- Display mode can be selected from among the following five:
<1> Static
$<2>1 / 2$ duty (time-divided by 2), $1 / 2$ bias
$<3>1 / 3$ duty (time-divided by 3 ), $1 / 2$ bias
$<4>1 / 3$ duty (time-divided by 3 ), $1 / 3$ bias
$<5>1 / 4$ duty (time-divided by 4 ), $1 / 3$ bias
- A frame frequency can be selected from among four in each display mode.
- A maximum of 24 segment signal output pins (S0 to S 23 ) and four common signal output pins (COM0 to COM3).
- The segment signal output pins (S0 to S23) can be changed to the I/O ports (Port 8 and Port 9).
- Split resistor can be incorporated to supply LCD drive power (mask option).
- Various bias methods and LCD drive voltages are applicable.
- When display is off, current flowing through the split resistor is cut.
- Display data memory not used for display can be used for normal data memory.
- It can also operate by using the subsystem clock.

Figure 6-10. LCD Controller/Driver Block Diagram


### 6.10 Bit Sequential Buffer

The bit sequential buffer (BSB) is a special data memory for bit manipulation and the bit manipulation can be easily performed by changing the address specification and bit specification in sequence, therefore it is useful when processing a long data bit-wise.

Figure 6-11. Bit Sequential Buffer (16 Bits) Format


Remarks 1. In the pmem.@L addressing, the specified bit moves corresponding to the $L$ register.
2. In the pmem.@L addressing, the BSB can be manipulated regardless of MBE/MBS specification.

## 7. INTERRUPT FUNCTION AND TEST FUNCTION

The $\mu$ PD753108 has eight types of interrupt sources and two types of test sources. Of these test sources, INT2 has two types of edge detection testable inputs.

The interrupt controller of the $\mu$ PD753108 has the following functions.

## (1) Interrupt function

- Vectored interrupt function for hardware control, enabling/disabling the interrupt acceptance by the interrupt enable flag (IE $\times \times \times$ ) and interrupt master enable flag (IME).
- Can set any interrupt start address.
- Multiple interrupts wherein the order of priority can be specified by the interrupt priority select register (IPS).
- Test function of interrupt request flag (IRQ××x). An interrupt generation can be checked by software.
- Release the standby mode. An interrupt to be released can be selected by the interrupt enable flag.
(2) Test function
- Test request flag (IRQ×××) generation can be checked by software.
- Release the standby mode. The test source to be released can be selected by the test enable flag.

Figure 7-1. Interrupt Controller Block Diagram


Note Noise eliminator (Standby release is disabled when noise eliminator is selected.)

## 8. STANDBY FUNCTION

In order to reduce power dissipation while a program is in a standby mode, two types of standby modes (STOP mode and HALT mode) are provided for the $\mu$ PD753108.

Table 8-1. Operation Status in Standby Mode

| Item Mode |  | STOP Mode | HALT Mode |
| :---: | :---: | :---: | :---: |
| Set instruction |  | STOP instruction | HALT instruction |
| System clock when set |  | Settable only when the main system clock is used. | Settable both by the main system clock and subsystem clock. |
| Operation status | Clock generator | Main system clock stops oscillation. | Only the CPU clock $\Phi$ halts (oscillation continues). |
|  | Basic interval timer/ watchdog timer | Operation stops. | Operable only when the main system clock is oscillated. $\left(\begin{array}{c} \mathrm{BT} \text { mode }: \\ \text { : IRQBT is set in the } \\ \text { reference time interval } \\ W T \text { mode }: \\ \text { Reset signal is generated } \\ \text { by BT overflow } \end{array}\right]$ |
|  | Serial interface | Operable only when an external $\overline{\text { SCK }}$ input is selected as the serial clock. | Operable only when an external $\overline{\text { SCK }}$ input is selected as the serial clock or when the main system clock is oscillated. |
|  | Timer/event counter | Operable only when a signal input to the TIO to TI2 pins is specified as the count clock. | Operable only when a signal input to the TIO to TI2 pins is specified as the count clock or when the main system clock is oscillated. |
|  | Watch timer | Operable when $\mathrm{f}_{\mathrm{x}}$ is selected as the count clock. | Operable. |
|  | LCD controller/driver | Operable only when $\mathrm{fxt}_{\mathrm{t}}$ is selected as the LCDCL. | Operable. |
|  | External interrupt | The INT1, 2, and 4 are operable. Only the INTO is not operated ${ }^{\text {Note }}$. |  |
|  | CPU | The operation stops. |  |
| Release signal |  | - Interrupt request signal sent from the operable hardware enabled by the interrupt enable flag <br> - Test request signal sent from the test source enabled by the test enable flag <br> - RESET pin |  |

Note Can operate only when the noise eliminator is not used $(\mathrm{IMO2}=1)$ by bit 2 of the edge detection mode register (IMO).

## 9. RESET FUNCTION

There are two reset inputs: external reset signal ( $\overline{\mathrm{RESET}}$ ) and reset signal sent from the basic interval timer/ watchdog timer. When either one of the reset signals are input, an internal reset signal is generated. Figure 91 shows the configuration of the above two inputs.

Figure 9-1. Configuration of Reset Function


Generation of the $\overline{\text { RESET }}$ signal initializes each hardware as listed in Table 9-1. Figure 9-2 shows the timing chart of the reset operation.

Figure 9-2. Reset Operation by RESET Signal Generation


Note The following two times can be selected by the mask option. $2^{17} / \mathrm{fx}$ ( 21.8 ms : @ 6.00 MHz operation, 31.3 ms : @ 4.19 MHz operation) $2^{15} / \mathrm{fx}$ ( 5.46 ms : @ 6.00 MHz operation, 7.81 ms : @ 4.19 MHz operation)

Table 9-1. Status of Each Hardware After Reset (1/2)

| Hardware |  |  | $\overline{\text { RESET Signal Generation }}$ in the Standby Mode | $\overline{\text { RESET Signal Generation }}$ in Operation |
| :---: | :---: | :---: | :---: | :---: |
| Program counter (PC) |  | $\mu$ PD753104 | Sets the lower 4 bits of program memory's address 0000 H to the PC11 to PC8 and the contents of address 0001 H to the PC7 to PC0. | Sets the lower 4 bits of program memory's address 0000 H to the PC11 to PC8 and the contents of address 0001 H to the PC7 to PCO. |
|  |  | $\mu$ PD753106, $\mu$ PD753108 | Sets the lower 5 bits of program memory's address 0000 H to the PC12 to PC8 and the contents of address 0001 H to the PC7 to PCO. | Sets the lower 5 bits of program memory's address 0000 H to the PC12 to PC8 and the contents of address 0001 H to the PC7 to PCO. |
| PSW | Carry flag (CY) |  | Held | Undefined |
|  | Skip flag (SK0 to SK2) |  | 0 | 0 |
|  | Interrupt status flag (IST0, IST1) |  | 0 | 0 |
|  | Bank enable flag (MBE, RBE) |  | Sets the bit 6 of program memory's address 0000 H to the RBE and bit 7 to the MBE. | Sets the bit 6 of program memory's address 0000 H to the RBE and bit 7 to the MBE. |
| Stack pointer (SP) |  |  | Undefined | Undefined |
| Stack bank select register (SBS) |  |  | 1000B | 1000B |
| Data memory (RAM) |  |  | Held | Undefined |
| General-purpose register (X, A, H, L, D, E, B, C) |  |  | Held | Undefined |
| Bank select register (MBS, RBS) |  |  | 0, 0 | 0, 0 |
| Basic interval timer/watchdog timer | Counter (BT) |  | Undefined | Undefined |
|  | Mode register (BTM) |  | 0 | 0 |
|  | Watchdog timer enable flag (WDTM) |  | 0 | 0 |
| Timer/event counter (T0) | Counter (TO) |  | 0 | 0 |
|  | Modulo register (TMODO) |  | FFH | FFH |
|  | Mode register (TM0) |  | 0 | 0 |
|  | TOEO, TOUT F/F |  | 0, 0 | 0, 0 |
| Timer/event counter (T1) | Counter (T1) |  | 0 | 0 |
|  | Modulo register (TMOD1) |  | FFH | FFH |
|  | Mode register (TM1) |  | 0 | 0 |
|  | TOE1, TOUT F/F |  | 0, 0 | 0, 0 |
| Timer/event counter (T2) | Counter (T2) |  | 0 | 0 |
|  | Modulo register (TMOD2) |  | FFH | FFH |
|  | High-level period setting modulo register (TMOD2H) |  | FFH | FFH |
|  | Mode register (TM2) |  | 0 | 0 |
|  | TOE2, TOUT F/F |  | 0, 0 | 0, 0 |
|  | REMC, NRZ, NRZB |  | 0, 0, 0 | 0, 0, 0 |
|  | TGCE |  | 0 | 0 |
| Watch timer | Mode register (WM) |  | 0 | 0 |

Table 9-1. Status of Each Hardware After Reset (2/2)

| Hardware |  | $\overline{\text { RESET Signal Generation }}$ in the Standby Mode | $\overline{\text { RESET }}$ Signal Generation in Operation |
| :---: | :---: | :---: | :---: |
| Serial interface | Shift register (SIO) | Held | Undefined |
|  | Operation mode register (CSIM) | 0 | 0 |
|  | SBI control register (SBIC) | 0 | 0 |
|  | Slave address register (SVA) | Held | Undefined |
| Clock generator, clock output circuit | Processor clock control register (PCC) | 0 | 0 |
|  | System clock control register (SCC) | 0 | 0 |
|  | Clock output mode register (CLOM) | 0 | 0 |
| Sub-oscillator control register (SOS) |  | 0 | 0 |
| LCD controller/ driver | Display mode register (LCDM) | 0 | 0 |
|  | Display control register (LCDC) | 0 | 0 |
|  | LCD/port selection register (LPS) | 0 | 0 |
| Interrupt function | Interrupt request flag (IRQ×××) | Reset (0) | Reset (0) |
|  | Interrupt enable flag (IE $\times \times \times$ ) | 0 | 0 |
|  | Interrupt priority selection register (IPS) | 0 | 0 |
|  | INT0, 1, 2 mode registers (IM0, IM1, IM2) | 0, 0, 0 | 0, 0, 0 |
| Digital port | Output buffer | Off | Off |
|  | Output latch | Cleared (0) | Cleared (0) |
|  | I/O mode registers (PMGA, B, C) | 0 | 0 |
|  | Pull-up resistor setting register (POGA, B) | 0 | 0 |
| Bit sequential buffer (BSB0 to BSB3) |  | Held | Undefined |

## 10. MASK OPTION

The $\mu$ PD753108 has the following mask options.

- Mask options of P50 to P53

Selects whether or not to internally connect a pull-up resistor.
<1> Connect pull-up resistor internally in 1-bit units.
<2> Do not connect pull-up resistor internally.

- Vlco to Vlcz pins, BIAS pin mask option

Selects whether or not to internally connect LCD-driving split resistors.
$<1>$ Do not connect split resistor internally.
<2> Connect four $10 \mathrm{k} \Omega$ (TYP.) split resistors simultaneously internally.
$<3>$ Connect four $100 \mathrm{k} \Omega$ (TYP.) split resistors simultaneously internally.

- Standby function mask option

Selects the wait time with the $\overline{\text { RESET }}$ signal.
$<1>2^{17} / \mathrm{fx}(21.8 \mathrm{~ms}$ : @ fx $=6.0 \mathrm{MHz}$ operation, 31.3 ms : @ fx $=4.19 \mathrm{MHz}$ operation)
<2> $2^{15} / \mathrm{fx}$ ( 5.46 ms : @ fx = 6.0 MHz operation, 7.81 ms : @ fx $=4.19 \mathrm{MHz}$ operation)

## 11. INSTRUCTION SET

(1) Expression formats and description methods of operands

The operand is described in the operand column of each instruction in accordance with the description method for the operand expression format of the instruction. For details, refer to RA75X Assembler Package Language User's Manual (U12385E). If there are several elements, one of them is selected. Capital letters and the + and - symbols are key words and are described as they are.
For immediate data, appropriate numbers and labels are described.
Instead of the labels such as mem, fmem, pmem, and bit, the symbols of the register flags can be described. However, there are restrictions in the labels that can be described for fmem and pmem. For details, see
User's Manual.

| Expression Format | Description Method |
| :---: | :---: |
| $\begin{aligned} & \text { reg } \\ & \text { reg1 } \end{aligned}$ | $\begin{aligned} & \text { X, A, B, C, D, E, H, L } \\ & \text { X, B, C, D, E, H, L } \end{aligned}$ |
| rp <br> rp1 <br> rp2 <br> rp' <br> rp'1 | ```XA, BC, DE, HL BC, DE, HL BC, DE XA, BC, DE, HL, XA', BC', DE', HL' BC, DE, HL, XA', BC', DE', HL'``` |
| rpa <br> rpa1 | HL, HL+, HL-, DE, DL DE, DL |
| $\begin{aligned} & \text { n4 } \\ & \text { n8 } \end{aligned}$ | 4-bit immediate data or label <br> 8-bit immediate data or label |
| mem <br> bit | 8 -bit immediate data or label ${ }^{\text {Note }}$ 2-bit immediate data or label |
| fmem pmem | FBOH to FBFH, FFOH to FFFH immediate data or label FCOH to FFFH immediate data or label |
| addr <br> addr1 <br> (Mk II mode only) <br> caddr <br> faddr | 0000 H to 0FFFH immediate data or label ( $\mu$ PD753104) 0000 H to 17 FFH immediate data or label ( $\mu \mathrm{PD} 753106$ ) 0000 H to 1FFFH immediate data or label ( $\mu$ PD753108) 0000 H to 0FFFH immediate data or label ( $\mu$ PD753104) 0000 H to 17 FFH immediate data or label ( $\mu \mathrm{PD} 753106$ ) 0000 H to 1 FFFH immediate data or label ( $\mu$ PD753108) 12-bit immediate data or label <br> 11-bit immediate data or label |
| taddr | 20 H to 7FH immediate data (where bit $0=0$ ) or label |
| PORTn <br> IExxx <br> RBn <br> MBn | Port 0 to Port 3, Port 5, Port 6, Port 8, Port 9 IEBT, IET0 to IET2, IE0 to IE2, IE4, IECSI, IEW RB0 to RB3 <br> MB0, MB1, MB15 |

Note mem can be only used for even address in 8-bit data processing.
(2) Legend in explanation of operation

| A: | A register; 4-bit accumulator |
| :--- | :--- |
| B: | B register |
| C: | C register |
| D: | D register |
| E: | E register |
| H: | H register |
| L: | L register |
| X: | X register |
| XA: | XA register pair; 8-bit accumulator |
| BC: | BC register pair |
| DE: | DE register pair |
| HL: | HL register pair |
| XA': | XA' expanded register pair |
| BC': | BC' expanded register pair |
| DE': | DE' expanded register pair |
| HL': | HL' expanded register pair |
| PC: | Program counter |
| SP: | Stack pointer |
| CY: | Carry flag; bit accumulator |
| PSW: | Program status word |
| MBE: | Memory bank enable flag |
| RBE: | Register bank enable flag |
| PORTn: | Port n (n = 0 to 3, 5, 6, 8, 9) |
| IME: | Interrupt master enable flag |
| IPS: | Interrupt priority selection register |
| IE $\times \times$ : | Interrupt enable flag |
| RBS: | Register bank selection register |
| MBS: | Memory bank selection register |
| PCC: | Processor clock control register |
| : | Separation between address and bit |
| $(\times x):$ | The contents addressed by $\times x$ |
| $\times \times H:$ | Hexadecimal data |
|  |  |

(3) Explanation of symbols under addressing area column

| *1 | $\begin{aligned} & \text { MB }=\text { MBE } \cdot \text { MBS } \\ & (\mathrm{MBS}=0,1,15) \end{aligned}$ |  | 4 |
| :---: | :---: | :---: | :---: |
| *2 | $\mathrm{MB}=0$ |  |  |
| *3 | $\begin{aligned} \mathrm{MBE}=0: M B & =0(000 \mathrm{H} \text { to } 07 \mathrm{FH}) \\ \mathrm{MB} & =15(\mathrm{~F} 80 \mathrm{H} \text { to } \mathrm{FFFH}) \\ \mathrm{MBE}=1: \mathrm{MB} & =\mathrm{MBS}(\mathrm{MBS}=0,1,15) \end{aligned}$ |  | Data memory addressing |
| *4 | $\mathrm{MB}=15$, fmem $=\mathrm{FBOH}$ to FBFH, FFOH to FFFH |  |  |
| *5 | $\mathrm{MB}=15, \mathrm{pmem}=\mathrm{FCOH}$ to FFFH |  | $\checkmark$ |
| *6 | $\mu$ PD753104 | addr $=000 \mathrm{H}$ to FFFH | C |
|  | $\mu$ PD753106 | addr $=0000 \mathrm{H}$ to 17FFH |  |
|  | $\mu$ PD753108 | addr $=0000 \mathrm{H}$ to 1 FFFFH |  |
| *7 | $\begin{aligned} \hline \text { addr }= & (\text { Current PC) }-15 \text { to (Current PC) }-1 \\ & (\text { Current PC) }+2 \text { to (Current PC) }+16 \end{aligned}$ |  |  |
|  | $\begin{aligned} \text { addr1 }= & (\text { Current PC) }-15 \text { to (Current PC) }-1 \\ & (\text { Current PC) }+2 \text { to (Current PC) }+16 \end{aligned}$ |  |  |
| *8 | $\mu$ PD753104 | caddr $=000 \mathrm{H}$ to FFFH |  |
|  | $\mu$ PD753106 | $\begin{aligned} \text { caddr }= & 0000 \mathrm{H} \text { to } 0 \mathrm{FFFH}\left(\mathrm{PC}_{12}=0\right) \text { or } \\ & 1000 \mathrm{H} \text { to } 17 \mathrm{FFH}\left(\mathrm{PC}_{12}=1\right) \end{aligned}$ | Program memory addressing |
|  | $\mu$ PD753108 | $\begin{aligned} \text { caddr }= & 0000 \mathrm{H} \text { to } 0 \text { FFFH }\left(\mathrm{PC}_{12}=0\right) \text { or } \\ & 1000 \mathrm{H} \text { to } 1 \text { FFFH }\left(\mathrm{PC}_{12}=1\right) \end{aligned}$ |  |
| *9 | faddr $=0000 \mathrm{H}$ to 07FFH |  |  |
| *10 | taddr $=0020 \mathrm{H}$ to 007FH |  |  |
| *11 | $\mu$ PD753104 | addr1 $=000 \mathrm{H}$ to FFFH |  |
|  | $\mu$ PD753106 | addr1 $=0000 \mathrm{H}$ to 17 FFH |  |
|  | $\mu$ PD753108 | addr1 $=0000 \mathrm{H}$ to 1 FFFFH |  |

Remarks 1. MB indicates memory bank that can be accessed.
2. In *2, MB = 0 independently of how MBE and MBS are set.
3. In *4 and *5, MB $=15$ independently of how MBE and MBS are set.
4. *6 to *11 indicate the areas that can be addressed.
(4) Explanation of number of machine cycles column
$S$ denotes the number of machine cycles required by skip operation when a skip instruction is executed. The value of $S$ varies as follows.

- When no skip is made: $S=0$
- When the skipped instruction is a 1 - or 2-byte instruction: $S=1$
- When the skipped instruction is a 3-byte instruction ${ }^{\text {Note }}: S=2$

Note 3-byte instruction: BR !addr, BRA !addr1, CALL !addr or CALLA !addr1 instruction

## Caution The GETI instruction is skipped in one machine cycle.

One machine cycle is equal to one cycle of CPU clock $\Phi(=t \mathrm{tcy})$; time can be selected from among four types by setting PCC.

| Instruction Group | Mnemonic | Operand | Number of Bytes | Number of Machine Cycles | Operation | Addressing Area | Skip Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transfer | MOV | A, \#n4 | 1 | 1 | $\mathrm{A} \leftarrow \mathrm{n} 4$ |  | String effect A |
|  |  | reg1, \#n4 | 2 | 2 | $\mathrm{reg} 1 \leftarrow \mathrm{n} 4$ |  |  |
|  |  | XA, \#n8 | 2 | 2 | $\mathrm{XA} \leftarrow \mathrm{n} 8$ |  | String effect A |
|  |  | HL, \#n8 | 2 | 2 | $\mathrm{HL} \leftarrow \mathrm{n} 8$ |  | String effect B |
|  |  | rp2, \#n8 | 2 | 2 | $\mathrm{rp} 2 \leftarrow \mathrm{n} 8$ |  |  |
|  |  | A, @HL | 1 | 1 | $\mathrm{A} \leftarrow(\mathrm{HL})$ | *1 |  |
|  |  | A, @HL+ | 1 | $2+$ S | $\mathrm{A} \leftarrow(\mathrm{HL})$, then $\mathrm{L} \leftarrow \mathrm{L}+1$ | *1 | $\mathrm{L}=0$ |
|  |  | A, @HL- | 1 | $2+$ S | $\mathrm{A} \leftarrow(\mathrm{HL})$, then $\mathrm{L} \leftarrow \mathrm{L}-1$ | *1 | $\mathrm{L}=\mathrm{FH}$ |
|  |  | A, @rpa1 | 1 | 1 | $A \leftarrow($ rpa1 $)$ | *2 |  |
|  |  | XA, @HL | 2 | 2 | $\mathrm{XA} \leftarrow(\mathrm{HL})$ | *1 |  |
|  |  | @HL, A | 1 | 1 | $(\mathrm{HL}) \leftarrow \mathrm{A}$ | *1 |  |
|  |  | @HL, XA | 2 | 2 | $(\mathrm{HL}) \leftarrow \mathrm{XA}$ | *1 |  |
|  |  | A, mem | 2 | 2 | $A \leftarrow(\mathrm{mem})$ | *3 |  |
|  |  | XA, mem | 2 | 2 | $X A \leftarrow($ mem $)$ | *3 |  |
|  |  | mem, A | 2 | 2 | $($ mem $) \leftarrow \mathrm{A}$ | *3 |  |
|  |  | mem, XA | 2 | 2 | $($ mem $) \leftarrow \mathrm{XA}$ | *3 |  |
|  |  | A, reg | 2 | 2 | $\mathrm{A} \leftarrow \mathrm{reg}$ |  |  |
|  |  | XA, rp' | 2 | 2 | $X A \leftarrow r p^{\prime}$ |  |  |
|  |  | reg1, A | 2 | 2 | $\mathrm{reg} 1 \leftarrow \mathrm{~A}$ |  |  |
|  |  | rp'1, XA | 2 | 2 | rp '1 $\leftarrow \mathrm{XA}$ |  |  |
|  | XCH | A, @HL | 1 | 1 | $A \longleftrightarrow(H L)$ | *1 |  |
|  |  | A, @ $\mathrm{HL+}$ | 1 | 2+S | $A \longleftrightarrow(H L)$, then $L \leftarrow L+1$ | *1 | $\mathrm{L}=0$ |
|  |  | A, @HL- | 1 | 2+S | $A \longleftrightarrow(H L)$, then $L \leftarrow L-1$ | *1 | $L=F H$ |
|  |  | A, @rpa1 | 1 | 1 | $\mathrm{A} \longleftrightarrow$ (rpa1) | *2 |  |
|  |  | XA, @HL | 2 | 2 | $\mathrm{XA} \longleftrightarrow(\mathrm{HL})$ | *1 |  |
|  |  | A, mem | 2 | 2 | $\mathrm{A} \longleftrightarrow$ (mem) | *3 |  |
|  |  | XA, mem | 2 | 2 | XA $\longleftrightarrow$ (mem) | *3 |  |
|  |  | A, reg1 | 1 | 1 | $\mathrm{A} \longleftrightarrow \mathrm{reg} 1$ |  |  |
|  |  | XA, rp' | 2 | 2 | $\mathrm{XA} \longleftrightarrow \mathrm{rp}^{\prime}$ |  |  |


| Instruction Group | Mnemonic | Operand | Number of Bytes | Number of Machine Cycles | Operation | Addressing Area | Skip Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Table reference | MOVT | XA, @PCDE | 1 | 3 | $\begin{aligned} & \text { - } \mu \text { PD753104 } \\ & \text { XA } \leftarrow\left(\text { PC }_{11-8+}+\text { DE }^{\text {Rом }}\right. \end{aligned}$ |  |  |
|  |  |  |  |  | $\begin{aligned} & \text { - } \mu \text { PD753106, } 753108 \\ & \mathrm{XA} \leftarrow\left(\mathrm{PC}_{12-8}+\mathrm{DE}\right)_{\text {вом }} \end{aligned}$ |  |  |
|  |  | XA, @PCXA | 1 | 3 | $\begin{aligned} & \bullet \mu \mathrm{PD} 753104 \\ & \mathrm{XA} \leftarrow\left(\mathrm{PC}_{11-8+} \mathrm{XA}\right)_{\text {Roм }} \end{aligned}$ |  |  |
|  |  |  |  |  | $\begin{aligned} & \text { e } \mu \text { PD753106, } 753108 \\ & \mathrm{XA} \leftarrow\left(\mathrm{PC}_{12-8+\text { XA }}\right)_{\text {вом }} \end{aligned}$ |  |  |
|  |  | XA, @BCDE | 1 | 3 | $\mathrm{XA} \leftarrow(\mathrm{BCDE})$ Rom $^{\text {Note }}$ | *6 |  |
|  |  | XA, @BCXA | 1 | 3 | XA $\leftarrow(\mathrm{BCXA})_{\text {Rom }}{ }^{\text {Note }}$ | *6 |  |
| Bit transfer | MOV1 | CY, fmem.bit | 2 | 2 | $\mathrm{CY} \leftarrow$ (fmem.bit) | *4 |  |
|  |  | CY, pmem.@L | 2 | 2 | $\mathrm{CY} \leftarrow\left(\right.$ pmem $_{\left.7-2+\mathrm{L}_{3-2} . \mathrm{bit}\left(\mathrm{L}_{1-0}\right)\right)}$ | *5 |  |
|  |  | CY, @H+mem.bit | 2 | 2 | $\mathrm{CY} \leftarrow\left(\mathrm{H}+\right.$ mem $_{3-0.0 . \mathrm{bit})}$ | *1 |  |
|  |  | fmem.bit, CY | 2 | 2 | (fmem.bit) $\leftarrow C Y$ | *4 |  |
|  |  | pmem.@L, CY | 2 | 2 | $\left(\right.$ pmem7-2+L3-2.bit $\left.\left(\mathrm{L}_{1-0}\right)\right) \leftarrow \mathrm{CY}$ | *5 |  |
|  |  | @H+mem.bit, CY | 2 | 2 | $\left(\mathrm{H}+\right.$ mem $_{3-0.0 \mathrm{bit})} \leftarrow \mathrm{CY}$ | *1 |  |
| Operation | ADDS | A, \#n4 | 1 | 1+S | $\mathrm{A} \leftarrow \mathrm{A}+\mathrm{n} 4$ |  | carry |
|  |  | XA, \#n8 | 2 | $2+$ S | $\mathrm{XA} \leftarrow \mathrm{XA}+\mathrm{n} 8$ |  | carry |
|  |  | A, @HL | 1 | 1+S | $A \leftarrow A+(H L)$ | *1 | carry |
|  |  | XA, rp' | 2 | 2+S | $X A \leftarrow X A+r p^{\prime}$ |  | carry |
|  |  | rp'1, XA | 2 | $2+$ S | rp '1 $\leftarrow \mathrm{rp}{ }^{\prime} 1+\mathrm{XA}$ |  | carry |
|  | ADDC | A, @HL | 1 | 1 | $A, C Y \leftarrow A+(H L)+C Y$ | *1 |  |
|  |  | XA, rp' | 2 | 2 | $X A, C Y \leftarrow X A+r p^{\prime}+C Y$ |  |  |
|  |  | rp'1, XA | 2 | 2 | rp'1, CY $\leftarrow \mathrm{rp}$ '1+XA $+C Y$ |  |  |
|  | SUBS | A, @HL | 1 | 1+S | $\mathrm{A} \leftarrow \mathrm{A}$-(HL) | *1 | borrow |
|  |  | XA, rp' | 2 | 2+S | $\mathrm{XA} \leftarrow \mathrm{XA}-\mathrm{rp}{ }^{\prime}$ |  | borrow |
|  |  | rp'1, XA | 2 | 2+S | rp '1 $\leftarrow \mathrm{rp}{ }^{\prime} 1-\mathrm{XA}$ |  | borrow |
|  | SUBC | A, @HL | 1 | 1 | $\mathrm{A}, \mathrm{CY} \leftarrow \mathrm{A}-(\mathrm{HL})-\mathrm{CY}$ | *1 |  |
|  |  | XA, rp' | 2 | 2 | $X A, C Y \leftarrow X A-r p^{\prime}-C Y$ |  |  |
|  |  | rp'1, XA | 2 | 2 | rp'1, CY ¢ rp'1-XA-CY |  |  |

Note Set " 0 " in B register if the $\mu$ PD753104 is used. Only lower one bit of B register will be valid if the $\mu$ PD753106 or 753108 is used.

| Instruction Group | Mnemonic | Operand | Number of Bytes | Number of Machine Cycles | Operation | Addressing Area | Skip Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operation | AND | A, \#n4 | 2 | 2 | $A \leftarrow A \wedge n 4$ |  |  |
|  |  | A, @HL | 1 | 1 | $\mathrm{A} \leftarrow \mathrm{A} \wedge(\mathrm{HL})$ | *1 |  |
|  |  | XA, rp' | 2 | 2 | $X A \leftarrow X A \wedge r p^{\prime}$ |  |  |
|  |  | rp'1, XA | 2 | 2 | rp '1 $\leftarrow \mathrm{rp}{ }^{\prime} 1 \wedge \mathrm{XA}$ |  |  |
|  | OR | A, \#n4 | 2 | 2 | $A \leftarrow A \vee n 4$ |  |  |
|  |  | A, @HL | 1 | 1 | $\mathrm{A} \leftarrow \mathrm{A} \vee(\mathrm{HL})$ | *1 |  |
|  |  | XA, rp' | 2 | 2 | $X A \leftarrow X A \vee r p^{\prime}$ |  |  |
|  |  | rp'1, XA | 2 | 2 | rp '1 $\leftarrow \mathrm{rp}{ }^{\prime} 1 \vee \mathrm{XA}$ |  |  |
|  | XOR | A, \#n4 | 2 | 2 | $A \leftarrow A \forall n 4$ |  |  |
|  |  | A, @HL | 1 | 1 | $A \leftarrow A \forall(H L)$ | *1 |  |
|  |  | XA, rp' | 2 | 2 | $X A \leftarrow X A \forall r p^{\prime}$ |  |  |
|  |  | rp'1, XA | 2 | 2 | rp '1 $\leftarrow \mathrm{rp}$ '1 $\forall \mathrm{XA}$ |  |  |
| Accumulator manipulation | RORC | A | 1 | 1 | $\mathrm{CY} \leftarrow \mathrm{A}_{0}, \mathrm{~A}_{3} \leftarrow \mathrm{CY}, \mathrm{A}_{n-1} \leftarrow \mathrm{~A}_{n}$ |  |  |
|  | NOT | A | 2 | 2 | $\mathrm{A} \leftarrow \overline{\mathrm{A}}$ |  |  |
| Increment and decrement | INCS | reg | 1 | $1+$ S | $\mathrm{reg} \leftarrow \mathrm{reg}+1$ |  | $\mathrm{reg}=0$ |
|  |  | rp1 | 1 | 1+S | $\mathrm{rp} 1 \leftarrow \mathrm{rp1} 1+1$ |  | $\mathrm{rp1}=00 \mathrm{H}$ |
|  |  | @HL | 2 | $2+$ S | $(\mathrm{HL}) \leftarrow(\mathrm{HL})+1$ | *1 | $(\mathrm{HL})=0$ |
|  |  | mem | 2 | $2+S$ | $($ mem $) \leftarrow($ mem $)+1$ | *3 | $(\mathrm{mem})=0$ |
|  | DECS | reg | 1 | $1+$ S | $\mathrm{reg} \leftarrow \mathrm{reg}-1$ |  | $\mathrm{reg}=\mathrm{FH}$ |
|  |  | rp' | 2 | $2+$ S | $\mathrm{rp}^{\prime} \leftarrow r p^{\prime}-1$ |  | $\mathrm{rp}^{\prime}=\mathrm{FFH}$ |
| Comparison | SKE | reg, \#n4 | 2 | $2+S$ | Skip if reg $=\mathrm{n} 4$ |  | $\mathrm{reg}=\mathrm{n} 4$ |
|  |  | @HL, \#n4 | 2 | $2+$ S | Skip if (HL) $=\mathrm{n} 4$ | *1 | $(\mathrm{HL})=\mathrm{n} 4$ |
|  |  | A, @HL | 1 | $1+$ S | Skip if $A=(H L)$ | *1 | $A=(H L)$ |
|  |  | XA, @HL | 2 | $2+S$ | Skip if $\mathrm{XA}=(\mathrm{HL})$ | *1 | $X A=(H L)$ |
|  |  | A, reg | 2 | $2+S$ | Skip if $\mathrm{A}=\mathrm{reg}$ |  | $\mathrm{A}=\mathrm{reg}$ |
|  |  | XA, rp' | 2 | $2+S$ | Skip if $X A=r p^{\prime}$ |  | $X A=r p^{\prime}$ |
| Carry flag manipulation | SET1 | CY | 1 | 1 | $C Y \leftarrow 1$ |  |  |
|  | CLR1 | CY | 1 | 1 | $\mathrm{CY} \leftarrow 0$ |  |  |
|  | SKT | CY | 1 | $1+$ S | Skip if $C Y=1$ |  | $C Y=1$ |
|  | NOT1 | CY | 1 | 1 | $\mathrm{CY} \leftarrow \overline{\mathrm{CY}}$ |  |  |


| Instruction Group | Mnemonic | Operand | Number of Bytes | Number of Machine Cycles | Operation | Addressing Area | Skip Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Memory bit manipulation | SET1 | mem.bit | 2 | 2 | (mem.bit) $\leftarrow 1$ | *3 |  |
|  |  | fmem.bit | 2 | 2 | (fmem. bit) $\leftarrow 1$ | *4 |  |
|  |  | pmem.@L | 2 | 2 | $\left(\right.$ pmem $\left._{7-2+L_{3-2}}{ }^{\text {.bit }}\left(\mathrm{L}_{1-0}\right)\right) \leftarrow 1$ | *5 |  |
|  |  | @H+mem.bit | 2 | 2 | $\left(\mathrm{H}+\right.$ mem $_{3-0}$. bit $) \leftarrow 1$ | *1 |  |
|  | CLR1 | mem.bit | 2 | 2 | (mem. bit) $\leftarrow 0$ | *3 |  |
|  |  | fmem.bit | 2 | 2 | (fmem. bit) $\leftarrow 0$ | *4 |  |
|  |  | pmem.@L | 2 | 2 | $\left(\right.$ pmem $\left._{7-2+L^{3-2}} . \operatorname{bit}\left(L_{1-0}\right)\right) \leftarrow 0$ | *5 |  |
|  |  | @ $\mathrm{H}+$ mem.bit | 2 | 2 | $\left(\mathrm{H}+\right.$ mem $_{3-0}$. bit $) \leftarrow 0$ | *1 |  |
|  | SKT | mem.bit | 2 | $2+$ S | Skip if (mem. bit) $=1$ | *3 | $($ mem. bit $)=1$ |
|  |  | fmem.bit | 2 | $2+$ S | Skip if (fmem.bit) $=1$ | *4 | $($ fmem. bit $)=1$ |
|  |  | pmem.@L | 2 | 2+S | Skip if $\left(\right.$ pmem $_{\left.7-2+\mathrm{L}_{3-2} . \operatorname{bit}\left(\mathrm{L}_{1-0}\right)\right)=1}$ | *5 | (pmem.@L) = 1 |
|  |  | @H+mem.bit | 2 | $2+S$ | Skip if $\left(H+\right.$ mem $_{3-0}$. bit $)=1$ | *1 | $(@ H+m e m$. bit $)=1$ |
|  | SKF | mem.bit | 2 | $2+$ S | Skip if (mem.bit) $=0$ | *3 | (mem.bit) $=0$ |
|  |  | fmem.bit | 2 | $2+$ S | Skip if (fmem.bit) $=0$ | *4 | (fmem.bit) $=0$ |
|  |  | pmem.@L | 2 | $2+$ S | Skip if $\left(\right.$ pmem7-2+ $\mathrm{L}_{3-2}$. $\left.\left.\mathrm{bit}^{\text {( }} \mathrm{L}_{1-0}\right)\right)=0$ | *5 | (pmem.@L) = 0 |
|  |  | @H+mem.bit | 2 | $2+$ S | Skip if $\left(\mathrm{H}+\right.$ mem $_{3-0}$. bit $)=0$ | *1 | $(@ H+m e m . b i t)=0$ |
|  | SKTCLR | fmem.bit | 2 | $2+$ S | Skip if (fmem.bit) = 1 and clear | *4 | $($ fmem. bit $)=1$ |
|  |  | pmem.@L | 2 | 2+S | Skip if $\left(\right.$ pmem $_{7-2+L_{3-2}}$.bit $\left.\left(\mathrm{L}_{1-0}\right)\right)=1$ and clear | *5 | (pmem.@L) = 1 |
|  |  | @H+mem.bit | 2 | 2+S | Skip if $\left(\mathrm{H}+\mathrm{mem}_{3-0}\right.$. bit $)=1$ and clear | *1 | $(@ H+$ mem.bit $)=1$ |
|  | AND1 | CY, fmem.bit | 2 | 2 | $\mathrm{CY} \leftarrow \mathrm{CY} \wedge$ (fmem.bit) | *4 |  |
|  |  | CY, pmem.@L | 2 | 2 | $\mathrm{CY} \leftarrow \mathrm{CY} \wedge\left(\right.$ pmem $_{\left.7-2+\mathrm{L}_{3}-2 . \operatorname{bit}\left(\mathrm{L}_{1-0}\right)\right)}$ | *5 |  |
|  |  | CY, @H+mem.bit | 2 | 2 | $\mathrm{CY} \leftarrow \mathrm{CY} \wedge\left(\mathrm{H}+\right.$ mem $_{3-\text { - }}$.bit $)$ | *1 |  |
|  | OR1 | CY, fmem.bit | 2 | 2 | $\mathrm{CY} \leftarrow \mathrm{CY} \vee$ (fmem.bit) | *4 |  |
|  |  | CY, pmem.@L | 2 | 2 | $\mathrm{CY} \leftarrow \mathrm{CY} \vee\left(\right.$ pmem $_{\left.7-2+\mathrm{L}_{3} \text {-2.bit }\left(\mathrm{L}_{1-0}\right)\right)}$ | *5 |  |
|  |  | CY, @H+mem.bit | 2 | 2 | $\mathrm{CY} \leftarrow \mathrm{CY} \vee\left(\mathrm{H}+\right.$ mem $_{3-0}$. bit $)$ | *1 |  |
|  | XOR1 | CY, fmem.bit | 2 | 2 | CY $\leftarrow C Y \forall$ (fmem.bit) | *4 |  |
|  |  | CY, pmem.@L | 2 | 2 | CY $\leftarrow C Y \forall\left(\right.$ pmem $_{\left.7-2+\mathrm{L}_{3}-2 . \mathrm{bit}\left(\mathrm{L}_{1-0}\right)\right)}$ | *5 |  |
|  |  | CY, @H+mem.bit | 2 | 2 | $\mathrm{CY} \leftarrow \mathrm{CY} \forall\left(\mathrm{H}+\right.$ mem $_{3-0}$. . bit $)$ | *1 |  |


| Instruction Group | Mnemonic | Operand | Number of Bytes | Number of Machine Cycles | Operation | Addressing Area | Skip Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Branch | BRNote | addr | - | - |  | *6 |  |
|  |  | addr1 | - | - | $\begin{array}{\|l} \text { - } \mu \text { PD753104 } \\ \text { PC }_{11-0} \leftarrow \text { addr1 } \\ \text { ( Select appropriate instruction from } \\ \text { among BR !addr, BRA !addr1, } \\ \text { BRCB !caddr and BR \$addr1 according } \\ \text { to the assembler being used. } \end{array}$ | *11 |  |
|  |  | laddr | 3 | 3 | - $\mu$ PD7533104 <br> PC $_{11-0} \leftarrow$ addr <br> - $\mu$ PD753106, $^{2} 553108$ <br> PC $_{12-0} \leftarrow$ addr | *6 |  |
|  |  | \$addr | 1 | 2 | - $\mu$ PD753104 <br> $\mathrm{PC}_{11-0} \leftarrow$ addr <br> - $\mu$ PD $^{2} 53106,753108$ <br> $\mathrm{PC}_{12-0} \leftarrow$ addr | *7 |  |
|  |  | \$addr1 | 1 | 2 | - $\mu$ PDD753104 <br> $\mathrm{PC}_{11-0} \leftarrow$ addr 1 <br> - $\mu$ PD753106, ${ }^{2} 53108$ <br> $\mathrm{PC}_{12-0} \leftarrow$ addr 1 |  |  |

Note The above operations in the shaded boxes can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.

| Instruction Group | Mnemonic | Operand | Number of Bytes | Number of Machine Cycles | Operation | Addressing Area | Skip Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Branch | BR | PCDE | 2 | 3 | $\begin{aligned} & \text { - } \mu \mathrm{PD}_{753104} \\ & \mathrm{PC}_{11-0} \leftarrow \mathrm{PC}_{11-8+\mathrm{DE}} \end{aligned}$ |  |  |
|  |  |  |  |  | $\begin{aligned} & \bullet \mu \text { PD753106, }^{2} 53108 \\ & \mathrm{PC}_{12-0} \leftarrow \mathrm{PC}_{12-8}+\mathrm{DE} \end{aligned}$ |  |  |
|  |  | PCXA | 2 | 3 | $\begin{aligned} & \bullet \mu \text { PD753104 }^{\text {PC }} \\ & \mathrm{PC}_{11-0} \leftarrow \mathrm{PC}_{11-8+} \end{aligned}$ |  |  |
|  |  |  |  |  | $\begin{aligned} & \bullet \mu \mathrm{PD}_{2} 53106,753108 \\ & \mathrm{PC}_{12-0} \leftarrow \mathrm{PC}_{12-8}+\mathrm{XA} \end{aligned}$ |  |  |
|  |  | BCDE | 2 | 3 | $\begin{aligned} & \bullet \mu \text { PD753104 } \\ & \text { PC }_{11-0} \leftarrow \text { BCDE }^{\text {Note } 1} \end{aligned}$ | *6 |  |
|  |  |  |  |  | $\begin{aligned} & \text { - } \mu \text { PD753106, } 753108 \\ & \text { PC }_{12-0} \leftarrow \mathrm{BCDE}^{\text {Note } 2} \end{aligned}$ |  |  |
|  |  | BCXA | 2 | 3 | $\begin{aligned} & \bullet \mu \text { PD753104 } \\ & \text { PC }_{11-0} \leftarrow \text { BCXA }^{\text {Note } 1} \end{aligned}$ | *6 |  |
|  |  |  |  |  | $\begin{aligned} & \bullet \mu \text { PD753106, } 753108 \\ & \text { PC }_{12-0} \leftarrow \text { BCXA }^{\text {Note } 2} \end{aligned}$ |  |  |
|  | BRA ${ }^{\text {Note }} 3$ | laddr1 | 3 | 3 | $\begin{aligned} & -\mu \text { PD753104 }^{2} \\ & \text { PC }_{11-0} \leftarrow \text { addr } \end{aligned}$ | *11 |  |
|  |  |  |  |  | $\begin{aligned} & \bullet \mu \text { PD753106, } 753108 \\ & \text { PC }_{12-0} \leftarrow \text { addr } 1 \end{aligned}$ |  |  |
|  | BRCB | ! caddr | 2 | 2 | $\mu \text { PD753104 }$ | *8 |  |
|  |  |  |  |  | $\begin{aligned} & \bullet \mu \mathrm{PD}_{2} 3106,753108 \\ & \mathrm{PC}_{12-0} \leftarrow \mathrm{PC}_{12+}+\text { caddr }_{11-0} \end{aligned}$ |  |  |
| Subroutine stack control | CALLA ${ }^{\text {Note } 3}$ | laddr1 | 3 | 3 | $\begin{aligned} & \bullet \mu \text { PD753104 } \\ & (\mathrm{SP}-2) \leftarrow \times, \times, \mathrm{MBE}, \mathrm{RBE} \\ & (\mathrm{SP}-6)(\mathrm{SP}-3)(\mathrm{SP}-4) \leftarrow \mathrm{PC}_{11-0} \\ & (\mathrm{SP}-5) \leftarrow 0,0,0,0 \\ & \mathrm{PC}_{11-0} \leftarrow \text { addr1, SP } \leftarrow \text { SP-6 } \end{aligned}$ | *11 |  |
|  |  |  |  |  | $\begin{aligned} & \bullet \mu \text { PD }^{2} 53106,753108 \\ & (\mathrm{SP}-2) \leftarrow \times, \times, \mathrm{MBE}, \mathrm{RBE} \\ & (\mathrm{SP}-6)(\mathrm{SP}-3)(\mathrm{SP}-4) \leftarrow \mathrm{PC}_{11-0} \\ & (\mathrm{SP}-5) \leftarrow 0,0,0, \mathrm{PC}_{12} \\ & \mathrm{PC}_{12-0} \leftarrow \text { addr1, SP } \leftarrow \text { SP-6 } \end{aligned}$ |  |  |

Notes 1. " 0 " must be set to $B$ register.
2. Only lower one bit is valid in $B$ register.
3. The above operations in the shaded boxes can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.

| Instruction Group | Mnemonic | Operand | Number of Bytes | Number of Machine Cycles | Operation | Addressing <br> Area | Skip Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Subroutine stack control | CALL ${ }^{\text {Note }}$ | !addr | 3 | 3 | $\mu$ PD753104 <br> $(\mathrm{SP}-3) \leftarrow \mathrm{MBE}$, RBE $, 0,0$ <br> (SP-4) (SP-1) $(\mathrm{SP}-2) \leftarrow \mathrm{PC}_{11-0}$ <br> $\mathrm{PC}_{11-0} \leftarrow \mathrm{addr}, \mathrm{SP} \leftarrow \mathrm{SP}-4$ <br> $\mu$ PD753106, 753108 <br> $(\mathrm{SP}-3) \leftarrow \mathrm{MBE}, \mathrm{RBE}, 0, \mathrm{PC}_{12}$ <br> (SP-4) (SP-1) $(S P-2) \leftarrow \mathrm{PC}_{11-0}$ <br> $\mathrm{PC}_{12-0} \leftarrow$ addr, $\mathrm{SP} \leftarrow \mathrm{SP}-4$ | *6 |  |
|  |  |  |  | 4 |  |  |  |
|  | CALLFNote | !faddr | 2 | 2 | $\begin{aligned} & \bullet \mu \text { PD753104 } \\ & (\mathrm{SP}-3) \leftarrow \mathrm{MBE}, \mathrm{RBE}, 0,0 \\ & (\mathrm{SP}-4)(\mathrm{SP}-1)(\mathrm{SP}-2) \leftarrow \mathrm{PC}_{11-0} \\ & \mathrm{PC}_{11-0} \leftarrow 0+\text { faddr }, \mathrm{SP} \leftarrow \mathrm{SP}-4 \end{aligned}$ | *9 |  |
|  |  |  |  |  | $\mu$ PD753106, 753108 $(\mathrm{SP}-3) \leftarrow \mathrm{MBE}, \mathrm{RBE}, 0, \mathrm{PC}_{12}$ (SP-4) (SP-1) $(\mathrm{SP}-2) \leftarrow \mathrm{PC}_{11-0}$ $\mathrm{PC}_{12-0} \leftarrow 00+$ faddr, $\mathrm{SP} \leftarrow \mathrm{SP}-4$ |  |  |
|  |  |  |  | 3 | $\begin{aligned} & \bullet \mu \text { PD753104 } \\ & (\text { SP-2) } \leftarrow \times, \times, \text { MBE, RBE } \\ & \left(\text { SP-6) } \left(\text { SP-3) } \left(\text { SP-4) } \leftarrow \text { PC }_{11-0}\right.\right.\right. \\ & (\text { SP-5) } \leftarrow 0,0,0,0 \\ & \text { PC }_{11-0} \leftarrow 0+\text { faddr, SP } \leftarrow \text { SP-6 } \end{aligned}$ |  |  |
|  |  |  |  |  | $\mu$ PD753106, 753108 (SP-2) $\leftarrow \times, \times$, MBE, RBE $(S P-6)(S P-3)(S P-4) \leftarrow \mathrm{PC}_{11-0}$ $(\mathrm{SP}-5) \leftarrow 0,0,0, \mathrm{PC}_{12}$ $\mathrm{PC}_{12-0} \leftarrow 00$ +faddr, $\mathrm{SP} \leftarrow \mathrm{SP}-6$ |  |  |

Note The above operations in the shaded boxes can be performed only in the Mk II mode. The other operations can be performed only in the MkI mode.


Note The above operations in the shaded boxes can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.

| Instruction Group | Mnemonic | Operand | Number of Bytes | Number of Machine Cycles | Operation | Addressing <br> Area | Skip Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Subroutine stack control | RETINote 1 |  | 1 | 3 | $\begin{aligned} & \bullet \mu \mathrm{PD} 753104 \\ & \mathrm{MBE}, \mathrm{RBE}, 0,0 \leftarrow(\mathrm{SP}+1) \\ & \mathrm{PC} \mathrm{Cl}_{11-0} \leftarrow(\mathrm{SP})(\mathrm{SP}+3)(\mathrm{SP}+2) \\ & \mathrm{PSW} \leftarrow(\mathrm{SP}+4)(\mathrm{SP}+5), \mathrm{SP} \leftarrow \mathrm{SP}+6 \\ & \hline \bullet \mu \mathrm{PD} 753106,753108 \\ & \mathrm{MBE}, \mathrm{RBE}, 0, \mathrm{PC}_{12} \leftarrow(\mathrm{SP}+1) \\ & \mathrm{PC}_{11-0} \leftarrow(\mathrm{SP})(\mathrm{SP}+3)(\mathrm{SP}+2) \\ & \mathrm{PSW} \leftarrow(\mathrm{SP}+4)(\mathrm{SP}+5), \mathrm{SP} \leftarrow \mathrm{SP}+6 \\ & \hline \bullet \mu \mathrm{PD} 753104 \\ & 0,0,0,0 \leftarrow(\mathrm{SP}+1) \\ & \mathrm{PC} \mathrm{C}_{11-0} \leftarrow(\mathrm{SP})(\mathrm{SP}+3)(\mathrm{SP}+2) \\ & \mathrm{PSW} \leftarrow(\mathrm{SP}+4)(\mathrm{SP}+5), \mathrm{SP} \leftarrow \mathrm{SP}+6 \\ & \hline \bullet \mu \mathrm{PD} 753106,753108 \\ & 0,0,0, \mathrm{PC}+(\mathrm{SP}+1) \\ & \mathrm{PC} \\ & \mathrm{PSW} \leftarrow(\mathrm{SP})(\mathrm{SP}+3)(\mathrm{SP}+2) \\ & \hline(\mathrm{SP}+4)(\mathrm{SP}+5), \mathrm{SP} \leftarrow \mathrm{SP}+6 \end{aligned}$ |  |  |
|  | PUSH | rp | 1 | 1 | $(\mathrm{SP}-1)(\mathrm{SP}-2) \leftarrow \mathrm{rp}, \mathrm{SP} \leftarrow \mathrm{SP}-2$ |  |  |
|  |  | BS | 2 | 2 | $(\mathrm{SP}-1) \leftarrow \mathrm{MBS},(\mathrm{SP}-2) \leftarrow \mathrm{RBS}, \mathrm{SP} \leftarrow \mathrm{SP}-2$ |  |  |
|  | POP | rp | 1 | 1 | $\mathrm{rp} \leftarrow(\mathrm{SP}+1)(\mathrm{SP}), \mathrm{SP} \leftarrow \mathrm{SP}+2$ |  |  |
|  |  | BS | 2 | 2 | $\mathrm{MBS} \leftarrow(\mathrm{SP}+1), \mathrm{RBS} \leftarrow(\mathrm{SP}), \mathrm{SP} \leftarrow \mathrm{SP}+2$ |  |  |
| Interrupt control | El |  | 2 | 2 | IME (IPS.3) $\leftarrow 1$ |  |  |
|  |  | IEXXX | 2 | 2 | IE $\times \times \times \leftarrow 1$ |  |  |
|  | DI |  | 2 | 2 | IME $($ IPS.3 $) \leftarrow 0$ |  |  |
|  |  | IEXXX | 2 | 2 | $\mathrm{IE} \times \times \times \leftarrow 0$ |  |  |
| Input/output | $1 \mathrm{~N}^{\text {Note }} 2$ | A, PORTn | 2 | 2 | $\mathrm{A} \leftarrow \mathrm{PORTn} \quad(\mathrm{n}=0$ to $3,5,6,8,9)$ |  |  |
|  |  | XA, PORTn | 2 | 2 | $\mathrm{XA} \leftarrow$ PORT $\mathrm{n}+1$, PORTn $\quad(\mathrm{n}=8)$ |  |  |
|  | OUTNote 2 | PORTn, A | 2 | 2 | PORT $\mathrm{L} \leftarrow \mathrm{A} \quad(\mathrm{n}=3,5,6,8,9)$ |  |  |
|  |  | PORTn, XA | 2 | 2 | PORT $n+1$, PORT $n \leftarrow$ XA $\quad(\mathrm{n}=8)$ |  |  |
| CPU control | HALT |  | 2 | 2 | Set HALT Mode (PCC. $2 \leftarrow 1$ ) |  |  |
|  | STOP |  | 2 | 2 | Set STOP Mode (PCC. $3 \leftarrow 1$ ) |  |  |
|  | NOP |  | 1 | 1 | No Operation |  |  |
| Special | SEL | RBn | 2 | 2 | RBS $\leftarrow \mathrm{n} \quad(\mathrm{n}=0$ to 3) |  |  |
|  |  | MBn | 2 | 2 | MBS $\leftarrow \mathrm{n} \quad(\mathrm{n}=0,1,15)$ |  |  |

Notes 1. The above operations in the shaded boxes can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.
2. While the IN instruction and OUT instruction are being executed, the MBE must be set to 0 or 1 , and MBS must be set to 15 .

| Instruction Group | Mnemonic | Operand | Number of Bytes | Number of Machine Cycles | Operation | Addressing Area | Skip Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Special | GETINotes 1,2 | taddr | 1 | 3 | - $\mu$ PD753104 <br> - When TBR instruction $\mathrm{PC}_{11-0} \leftarrow(\text { taddr })_{3-0}+($ taddr +1$)$ | *10 |  |
|  |  |  |  |  | - When TCALL instruction $\begin{aligned} & (\mathrm{SP}-4)(\mathrm{SP}-1)(\mathrm{SP}-2) \leftarrow \mathrm{PC}_{11-0} \\ & (\mathrm{SP}-3) \leftarrow \mathrm{MBE}, \mathrm{RBE}, 0,0 \\ & \mathrm{PC} \\ & \mathrm{SP}_{11-0} \leftarrow(\text { taddr }) \\ & 3-0+(\text { taddr }+1) \\ & \leftarrow \mathrm{SP}-4 \end{aligned}$ |  |  |
|  |  |  |  |  | - When instruction other than TBR and TCALL instructions (taddr) (taddr+1) instruction is executed. |  | Depending on the reference instruction |
|  |  |  |  |  | - $\mu$ PD753106, 753108 <br> - When TBR instruction $\mathrm{PC}_{12-0} \leftarrow(\operatorname{taddr}) 4-0+($ taddr +1$)$ |  |  |
|  |  |  |  |  | - When TCALL instruction $\begin{aligned} & (\mathrm{SP}-4)(\mathrm{SP}-1)(\mathrm{SP}-2) \leftarrow \mathrm{PC}_{11-0} \\ & (\mathrm{SP}-3) \leftarrow \mathrm{MBE}, \mathrm{RBE}, 0, \mathrm{PC}_{12} \\ & \mathrm{PC}_{12-0} \leftarrow(\operatorname{taddr}){ }_{4-0}+(\text { taddr }+1) \\ & \mathrm{SP} \leftarrow \mathrm{SP}-4 \end{aligned}$ |  |  |
|  |  |  |  |  | - When instruction other than TBR and TCALL instructions (taddr) (taddr+1) instruction is executed. |  | Depending on the reference instruction |
|  |  |  |  | 3 | - $\mu$ PD753104 <br> - When TBR instruction $\mathrm{PC}_{11-0} \leftarrow(\text { taddr })_{3-0}+($ taddr +1$)$ | *10 |  |
|  |  |  |  | 4 | - When TCALL instruction $\begin{aligned} & (\mathrm{SP}-6)(\mathrm{SP}-3)(\mathrm{SP}-4) \leftarrow \mathrm{PC}_{11-0} \\ & (\mathrm{SP}-5) \leftarrow 0,0,0,0 \\ & (\mathrm{SP}-2) \leftarrow \times, \times, \mathrm{MBE}, \mathrm{RBE} \\ & \mathrm{PC}_{11-0} \leftarrow(\text { taddr })_{3-0}+(\text { taddr }+1) \\ & \mathrm{SP} \leftarrow \mathrm{SP}-6 \end{aligned}$ |  |  |
|  |  |  |  | 3 | - When instruction other than TBR and TCALL instructions (taddr) (taddr+1) instruction is executed. |  | Depending on the reference instruction |
|  |  |  |  | 3 | - $\mu$ PD753106, 753108 <br> - When TBR instruction $\mathrm{PC}_{12-0} \leftarrow(\operatorname{taddr}) 4-0+($ taddr +1$)$ |  |  |
|  |  |  |  | 4 | - When TCALL instruction $\begin{aligned} & (\mathrm{SP}-6)(\mathrm{SP}-3)(\mathrm{SP}-4) \leftarrow \mathrm{PC}_{11-0} \\ & (\mathrm{SP}-5) \leftarrow 0,0,0, \mathrm{PC}_{12} \\ & (\mathrm{SP}-2) \leftarrow \times, \times, \mathrm{MBE}, \mathrm{RBE} \\ & \mathrm{PC}_{12-0} \leftarrow(\text { taddr }) 4-0+(\text { taddr }+1) \\ & \mathrm{SP} \leftarrow \mathrm{SP}-6 \end{aligned}$ |  |  |
|  |  |  |  | 3 | - When instruction other than TBR and TCALL instructions (taddr) (taddr+1) instruction is executed. |  | Depending on the reference instruction |

Notes 1. The TBR and TCALL instructions are the table definition assembler pseudo instructions of the GETI instruction.
2. The above operations in the shaded boxes can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.

## 12. ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Test Conditions |  | Rating |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | Vdo |  |  | -0.3 to +7.0 | V |
| Input voltage | $\mathrm{V}_{11}$ | Except port 5 |  | -0.3 to $\mathrm{V}_{\text {DD }}+0.3$ | V |
|  | V12 | Port 5 | On-chip pull-up resistor | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
|  |  |  | When N -ch open-drain | -0.3 to +14 | V |
| Output voltage | Vo |  |  | -0.3 to $\mathrm{V}_{\text {D }}+0.3$ | V |
| Output current, high | Іон | Per pin |  | -10 | mA |
|  |  | Total of all pins |  | -30 | mA |
| Output current, low | IoL | Per pin |  | 30 | mA |
|  |  | Total of all pins |  | 220 | mA |
| Operating ambient temperature | TA |  |  | -40 to $+85^{\text {Note }}$ | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ |  |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Note When LCD is driven in normal mode: $\mathrm{T}_{\mathrm{A}}=-10$ to $+85^{\circ} \mathrm{C}$

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

CAPACITANCE ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$ )

| Parameter | Symbol | Test Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input capacitance | Cin | $\mathrm{f}=1 \mathrm{MHz}$ <br> Unmeasured pins returned to 0 V . |  |  | 15 | pF |
| Output capacitance | Cout |  |  |  | 15 | pF |
| I/O capacitance | Cıo |  |  |  | 15 | pF |

MAIN SYSTEM CLOCK OSCILLATOR CHARACTERISTICS ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$, $\mathrm{VDD}=1.8$ to 5.5 V )

| Resonator | Recommended Constant | Parameter | Test Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ceramic resonator |  | Oscillation frequency (fx) ${ }^{\text {Note } 1}$ |  | 1.0 |  | $6.0^{\text {Note } 2}$ | MHz |
|  |  | Oscillation <br> stabilization time ${ }^{\text {Note } 3}$ | After Vdd reaches oscil- <br> lation voltage range MIN |  |  | 4 | ms |
| Crystal resonator |  | Oscillation <br> frequency (fx) ${ }^{\text {Note } 1}$ |  | 1.0 |  | $6.0^{\text {Note } 2}$ | MHz |
|  |  | Oscillation | $V_{\text {DD }}=4.5$ to 5.5 V |  |  | 10 | ms |
|  |  | stabilization time ${ }^{\text {Note } 3}$ | $V_{\text {DD }}=1.8$ to 5.5 V |  |  | 30 |  |
| External clock |  | X1 input frequency (fx) ${ }^{\text {Note } 1}$ |  | 1.0 |  | $6.0^{\text {Note } 2}$ | MHz |
|  |  | X1 input high-/low-level width (txh, txL) |  | 83.3 |  | 500 | ns |

Notes 1. The oscillation frequency and X 1 input frequency indicate only oscillator characteristics. Refer to the AC Characteristics for instruction execution time.
2. When the oscillation frequency is $4.19 \mathrm{MHz}<\mathrm{fx} \leq 6.0 \mathrm{MHz}$ at $1.8 \mathrm{~V} \leq \mathrm{VDD}<2.7 \mathrm{~V}$, setting the processor clock control register (PCC) to 0011 results in 1 machine cycle time being less than the required 0.95 $\mu \mathrm{s}$. Therefore, set PCC to a value other than 0011.
3. The oscillation stabilization time is necessary for oscillation to stabilize after applying Vod or releasing the STOP mode.

Caution When using the main system clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vdd.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.

SUBSYSTEM CLOCK OSCILLATOR CHARACTERISTICS ( $\mathrm{T}_{\mathrm{A}}=\mathbf{- 4 0}$ to $+85^{\circ} \mathrm{C}$, $\mathrm{V}_{\mathrm{DD}}=1.8$ to 5.5 V )

| Resonator | Recommended Constant | Parameter | Test Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Crystal resonator |  | Oscillation <br> frequency (fxt) Note 1 |  | 32 | 32.768 | 35 | kHz |
|  |  | Oscillation | $V_{D D}=4.5$ to 5.5 V |  | 1.0 | 2 | s |
|  |  | stabilization time ${ }^{\text {Note } 2}$ | $V_{D D}=1.8$ to 5.5 V |  |  | 10 |  |
| External clock |  | XT1 input frequency (fxt) ${ }^{\text {Note }} 1$ |  | 32 |  | 100 | kHz |
|  |  | XT1 input high-/lowlevel width (tхтн, tхтL) |  | 5 |  | 15 | $\mu \mathrm{s}$ |

Notes 1. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.
2. The oscillation stabilization time is necessary for oscillation to stabilize after applying Vod.

Caution When using the subsystem clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vdo.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.

The subsystem clock oscillator is designed as a low-amplification circuit for reducing current consumption, and is more prone to malfunction due to noise than the main system clock oscillator. Particular care is therefore required with the wiring method when the subsystem clock is used.

Remark For the resonator selection and oscillator constant of the subsystem clock, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

## RECOMMENDED OSCILLATOR CONSTANT

Ceramic Resonator ( $\mathrm{T}_{\mathrm{A}}=\mathbf{- 2 0}$ to $\mathbf{+ 8 5}{ }^{\circ} \mathrm{C}$ )

| Manufacturer | Product Name | Frequency <br> (MHz) | Oscillator Constant (pF) |  | Oscillation Voltage Range (VDD) |  | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | C1 | C2 | MIN. | MAX. |  |
| Kyocera <br> Corporation | KBR-1000F/Y | 1.0 | 100 | 100 | 1.8 | 5.5 | - |
|  | KBR-2.0MS | 2.0 | 82 | 82 | 2.2 |  |  |
|  | KBR-4.19MSA | 4.19 | 33 | 33 | 1.8 |  |  |
|  | KBR-4.19MKS |  | - | - |  |  | On-chip capacitor product |
|  | PBRC 4.19A |  | 33 | 33 |  |  | - |
|  | PBRC 4.19B |  | - | - |  |  | On-chip capacitor product |
|  | KBR-6.0MSA | 6.0 | 33 | 33 |  |  | - |
|  | KBR-6.0MKS |  | - | - |  |  | On-chip capacitor product |
|  | PBRC 6.00A |  | 33 | 33 |  |  | - |
|  | PBRC 6.00B |  | - | - |  |  | On-chip capacitor product |

$\star$ Ceramic Resonator ( $\mathrm{T}_{\mathrm{A}}=\mathbf{- 4 0}$ to $\mathbf{+ 8 5}{ }^{\circ} \mathrm{C}$ )

| Manufacturer | Product Name | Frequency (MHz) | Oscillator <br> Constant (pF) |  | Oscillation Voltage Range (VDD) |  | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | C1 | C2 | MIN. | MAX. |  |
| TDK | CCR1000K2 | 1.0 | 150 | 150 | 2.0 | 5.5 | - |
|  | CCR2.0MC33 | 2.0 | - | - | 1.8 |  | On-chip capacitor product |
|  | FCR4.19MC5 | 4.19 |  |  |  |  |  |
|  | CCR4.19MC3 |  |  |  |  |  |  |
|  | FCR6.0MC5 | 6.0 |  |  | 2.0 |  |  |
|  | CCR6.0MC3 |  |  |  | 2.2 |  |  |

Caution The oscillator constant and oscillation voltage range indicate conditions of stable oscillation. Oscillation frequency precision is not guaranteed. For applications requiring oscillation frequency precision, the oscillation frequency must be adjusted on the implementation circuit. For details, please contact directly the manufacturer of the resonator you will use.

Ceramic Resonator

| Manufacturer | Product Name | Frequency <br> (MHz) | Oscillator Constant (pF) |  | Oscillation Voltage Range (Vod) |  | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | C1 | C2 | MIN. | MAX. |  |
| Murata Mfg. Co., Ltd. | CSB1000J | 1.0 | 100 | 100 | 2.4 | 5.5 | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-20 \text { to }+80^{\circ} \mathrm{C} \\ & \mathrm{Rd}=5.6 \mathrm{k} \Omega^{\text {Note }} \end{aligned}$ |
|  | CSA2.00MG | 2.0 | 30 | 30 | 1.8 |  | $\mathrm{T}_{\mathrm{A}}=-20$ to $+80^{\circ} \mathrm{C}$ |
|  | CSTCC2M00G56-R0 |  | - | - |  |  | $\mathrm{T}_{\mathrm{A}}=-40 \text { to }+85^{\circ} \mathrm{C},$ |
|  | CSTLS2M00G56-B0 |  |  |  |  |  | On-chip capacitor product |
|  | CSA3.00MG | 3.0 | 30 | 30 |  |  | $\mathrm{T}_{\mathrm{A}}=-20$ to $+80^{\circ} \mathrm{C}$ |
|  | CSTCC3M00G56-R0 |  | - | - |  |  | $\mathrm{T}_{\mathrm{A}}=-40 \text { to }+85^{\circ} \mathrm{C},$ <br> On-chip capacitor product |
|  | CSTLS3M00G56-B0 |  |  |  |  |  |  |
|  | CSTCR4M00G55-R0 | 4.0 |  |  |  |  |  |
|  | CSTLS4M00G56-B0 |  |  |  |  |  |  |
|  | CSA4.19MG | 4.19 | 30 | 30 |  |  | $\mathrm{T}_{\mathrm{A}}=-20$ to $+80^{\circ} \mathrm{C}$ |
|  | CSTCR4M19G55-R0 |  | - | - |  |  | $\mathrm{T}_{\mathrm{A}}=-40 \text { to }+85^{\circ} \mathrm{C},$ |
|  | CSTLS4M19G56-B0 |  |  |  |  |  | On-chip capacitor product |
|  | CSA5.00MG | 5.0 | 30 | 30 | 2.2 |  | $\mathrm{T}_{\mathrm{A}}=-20$ to $+80^{\circ} \mathrm{C}$ |
|  | CSA5.00MGU |  |  |  | 1.8 |  |  |
|  | CSTCR5M00G53-R0 |  | - | - |  |  | $\mathrm{T}_{\mathrm{A}}=-40 \text { to }+85^{\circ} \mathrm{C},$ |
|  | CSTLS5M00G53-B0 |  |  |  |  |  | On-chip capacitor product |
|  | CSA6.00MG | 6.0 | 30 | 30 | 2.5 |  | $\mathrm{T}_{\mathrm{A}}=-20$ to $+80^{\circ} \mathrm{C}$ |
|  | CSA6.00MGU |  |  |  | 1.8 |  |  |
|  | CSTCR6M00G53-R0 |  | - | - |  |  | $\mathrm{T}_{\mathrm{A}}=-40 \text { to }+85^{\circ} \mathrm{C},$ <br> On-chip capacitor product |
|  | CSTLS6M00G53-B0 |  |  |  |  |  |  |

Note If using the CSB1000J ( 1.0 MHz ) ceramic resonator manufactured by Murata Mfg. Co., Ltd., a limiting resistor $(R d=5.6 \mathrm{k} \Omega)$ is required (see figure below). A limiting resistor is not required if using the other recommended resonators.

Recommended Main System Clock Circuit Example (using Murata Mfg. Co., Ltd. CSB1000J)


Caution The oscillator constant and oscillation voltage range indicate conditions of stable oscillation. Oscillation frequency precision is not guaranteed. For applications requiring oscillation frequency precision, the oscillation frequency must be adjusted on the implementation circuit. For details, please contact directly the manufacturer of the resonator you will use.

Crystal Resonator

| Manufacturer | Product Name | $\begin{gathered} \text { Frequency } \\ \quad(\mathrm{MHz}) \end{gathered}$ | Oscillator Constant (pF) |  | Oscillation Voltage Range (Vdd) |  | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | C1 | C2 | MIN. | MAX. |  |
| Kinseki | HC-49/U | 2.0 | 15 | 15 | 1.8 | 5.5 | $\mathrm{T}_{\mathrm{A}}=-20$ to $+70^{\circ} \mathrm{C}$ |
|  |  | 4.19 |  |  |  |  |  |
|  |  | 6.0 |  |  | 2.5 | 5.5 |  |
|  | HC-49/U-S | 4.19 |  |  | 1.8 | 5.5 | $\mathrm{T}_{\mathrm{A}}=-10$ to $+70^{\circ} \mathrm{C}$ |
|  |  | 6.0 |  |  | 2.5 | 5.5 |  |

Caution The oscillator constant and oscillation voltage range indicate conditions of stable oscillation. Oscillation frequency precision is not guaranteed. For applications requiring oscillation frequency precision, the oscillation frequency must be adjusted on the implementation circuit. For details, please contact directly the manufacturer of the resonator you will use.

DC CHARACTERISTICS ( $\mathrm{T}_{\mathrm{A}}=\mathbf{- 4 0}$ to $+85^{\circ} \mathrm{C}$, $\mathrm{VDD}=1.8$ to 5.5 V )

| Parameter | Symbol | Test Conditions |  |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output current, low | loz | Per pin |  |  |  |  | 15 | mA |
|  |  | Total of all pins |  |  |  |  | 150 | mA |
| Input voltage, high | $\mathrm{V}_{\mathrm{IH} 1}$ | Ports 2, 3, 8, 9 |  | $2.7 \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 0.7 VDD |  | VDD | V |
|  |  |  |  | $1.8 \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | 0.9 VDD |  | VdD | V |
|  | V ${ }^{\text {H2 }}$ | Ports 0, 1, 6, $\overline{\text { RESET }}$ |  | $2.7 \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 0.8 VDD |  | VDD | V |
|  |  |  |  | $1.8 \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | 0.9VDD |  | VDD | V |
|  | $\mathrm{V}_{\text {IH3 }}$ | Port 5 | On-chip pull-up resistor | $2.7 \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 0.7 VDD |  | VDD | V |
|  |  |  |  | $1.8 \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | 0.9 VDD |  | Vdd | V |
|  |  |  | When N-ch open-drain | $2.7 \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 0.7 VdD |  | 13 | V |
|  |  |  |  | $1.8 \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | 0.9 VdD |  | 13 | V |
|  | VIH4 | X1, XT1 |  |  | $V_{\text {Do }}-0.1$ |  | VDD | V |
| Input voltage, low | VIL1 | Ports 2, 3, 5, 8, 9 |  | $2.7 \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 0 |  | 0.3 VdD | V |
|  |  |  |  | $1.8 \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | 0 |  | 0.1 VdD | V |
|  | VIL2 | Ports 0, 1, 6, $\overline{\mathrm{RESET}}$ |  | $2.7 \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 0 |  | 0.2 VdD | V |
|  |  |  |  | $1.8 \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | 0 |  | 0.1 VDD | V |
|  | VIL3 | X1, XT1 |  |  | 0 |  | 0.1 | V |
| Output voltage, high | Voh | $\overline{\text { SCK, SO, ports } 2,3,6,8,9 \text { Іон }=-1.0 \mathrm{~mA}}$ |  |  | $V_{\text {Do }}-0.5$ |  |  | V |
| Output voltage, low | Vol1 | $\overline{\text { SCK, SO, ports } 2,3,5,6,8,9}$ |  | $\begin{aligned} & \mathrm{IoL}=15 \mathrm{~mA} \\ & \mathrm{~V} \mathrm{DD}=4.5 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  | 0.2 | 2.0 | V |
|  |  |  |  | $\mathrm{loL}=1.6 \mathrm{~mA}$ |  |  | 0.4 | V |
|  | Vol2 | SB0, SB1 | N -ch open-drain pull-up resistor $\geq$ | $1 \mathrm{k} \Omega$ |  |  | 0.2 VdD | V |
| Input leakage current, high | ILIH1 | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {DD }}$ | Pins other than $\mathrm{X} 1, \mathrm{XT} 1$ |  |  |  | 3 | $\mu \mathrm{A}$ |
|  | ILIH2 |  | X1, XT1 |  |  |  | 20 | $\mu \mathrm{A}$ |
|  | ІІІн3 | V IN $=13 \mathrm{~V}$ | Port 5 (When N-ch open-drain) |  |  |  | 20 | $\mu \mathrm{A}$ |
| Input leakage current, low | ILIL1 | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | Pins other than $\mathrm{X} 1, \mathrm{XT} 1$, port 5 |  |  |  | -3 | $\mu \mathrm{A}$ |
|  | ILIL2 |  | X1, XT1 |  |  |  | -20 | $\mu \mathrm{A}$ |
|  | ILlı3 |  | Port 5 (When N-ch open-drain) When input instruction is not executed |  |  |  | -3 | $\mu \mathrm{A}$ |
|  |  |  | Port 5 (When N-ch open-drain) When input instruction is executed | $\mathrm{V}_{\mathrm{DD}}=1.8$ to 5.5 V |  |  | -30 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{V} D \mathrm{D}=5.0 \mathrm{~V}$ |  | -10 | -27 | $\mu \mathrm{A}$ |
|  |  |  |  | $V_{D D}=3.0 \mathrm{~V}$ |  | -3 | -8 | $\mu \mathrm{A}$ |
| Output leakage current, high | ILOH1 | V OUT $=\mathrm{V}_{\text {DD }}$ | $\overline{\mathrm{SCK}}, \mathrm{SO} / \mathrm{SB} 0, \mathrm{SB} 1$, ports $2,3,6,8,9$, port 5 (On-chip pull-up resistor) |  |  |  | 3 | $\mu \mathrm{A}$ |
|  | ILOH2 | Vout $=13 \mathrm{~V}$ | Port 5 (When N-ch open-drain) |  |  |  | 20 | $\mu \mathrm{A}$ |
| Output leakage current, low | ILOL | Vout $=0 \mathrm{~V}$ |  |  |  |  | -3 | $\mu \mathrm{A}$ |
| On-chip pull-up resistor | RL1 | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | Ports 0 to 3, 6, 8, 9 (Excluding P00 pin) |  | 50 | 100 | 200 | $k \Omega$ |
|  | RL2 |  | Port 5 (When mask option is selected) |  | 15 | 30 | 60 | $k \Omega$ |

DC CHARACTERISTICS ( $\mathrm{T}_{\mathrm{A}}=\mathbf{- 4 0}$ to $+85^{\circ} \mathrm{C}$, $\mathrm{VDD}=1.8$ to 5.5 V )


Notes 1. Clear VACO to 0 in the low current consumption mode and STOP mode. When VACO is set to 1 , the current increases by about $1 \mu \mathrm{~A}$.
2. Either Rlcd1 or Rlcd2 can be selected by the mask option.
3. The voltage deviation is the difference from the output voltage corresponding to the ideal value of the segment and common outputs (VLCDn; $\mathrm{n}=0,1,2$ ).
4. Not including currents flowing in on-chip pull-up resistors or LCD split resistors.
5. Including oscillation of the subsystem clock.
6. When the processor clock control register (PCC) is set to 0011 and the device is operated in the highspeed mode.
7. When PCC is set to 0000 and the device is operated in the low-speed mode.
8. When the system clock control register (SCC) is set to 1001 and the device is operated on the subsystem clock, with main system clock oscillation stopped.
9. When the sub-oscillator control register (SOS) is set to 0000 .
10. When the SOS is set to 0010 .
11. When the SOS is set to $00 \times 1$, and the sub-oscillator feedback resistor is not used ( $\times$ : don't care).

AC CHARACTERISTICS ( $\mathrm{T}_{\mathrm{A}}=\mathbf{- 4 0}$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}=1.8$ to 5.5 V )

| Parameter | Symbol | Test Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CPU clock cycle <br> time ${ }^{\text {Note }} 1$ <br> (minimum instruction execution <br> time $=1$ machine cycle) | tcy | Operating on | $V_{D D}=2.7$ to 5.5 V | 0.67 |  | 64 | $\mu \mathrm{s}$ |
|  |  | main system clock | $V_{\text {DD }}=1.8$ to 5.5 V | 0.95 |  | 64 | $\mu \mathrm{s}$ |
|  |  | Operating on subsystem clock |  | 114 | 122 | 125 | $\mu \mathrm{s}$ |
| TIO, TI1, TI2 input frequency | ${ }_{\text {fti }}$ | $V_{\text {DD }}=2.7$ to 5.5 V |  | 0 |  | 1.0 | MHz |
|  |  | $V_{D D}=1.8$ to 5.5 V |  | 0 |  | 275 | kHz |
| TIO, TI1, TI2 input high-/low-level width | ttil, ttil | $V_{\text {DD }}=2.7$ to 5.5 V |  | 0.48 |  |  | $\mu \mathrm{s}$ |
|  |  | $V_{\text {DD }}=1.8$ to 5.5 V |  | 1.8 |  |  | $\mu \mathrm{s}$ |
| Interrupt input high-/ <br> low-level width | tinth, tintl | INTO | $\mathrm{IM} 02=0$ | Note 2 |  |  | $\mu \mathrm{s}$ |
|  |  |  | $\mathrm{IM} 02=1$ | 10 |  |  | $\mu \mathrm{s}$ |
|  |  | INT1, 2, 4 |  | 10 |  |  | $\mu \mathrm{s}$ |
|  |  | KR0 to KR3 |  | 10 |  |  | $\mu \mathrm{s}$ |
| $\overline{\text { RESET }}$ low-level width | trsL |  |  | 10 |  |  | $\mu \mathrm{s}$ |

Notes 1. The cycletime (minimuminstruction execution time) of the CPU clock $(\Phi)$ is determined by the oscillation frequency of the connected resonator (and external clock), the system clock control register (SCC) and the processor clock control register (PCC). The figure at the right indicates the cycle time tcy versus supply voltage VDD characteristic with the main system clock operating.
2. 2 tcy or $128 / \mathrm{fx}$ is set by setting the interrupt mode register (IMO).


## SERIAL TRANSFER OPERATION

2-Wire and 3-Wire Serial I/O Modes ( $\overline{S C K}$...Internal Clock Output): ( $\mathrm{T}_{\mathrm{A}}=\mathbf{- 4 0}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8$ to 5.5 V )

| Parameter | Symbol | Test Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SCK }}$ cycle time | tксү1 | $V_{\text {DD }}=2.7$ to 5.5 V |  | 1300 |  |  | ns |
|  |  | $V_{\text {DD }}=1.8$ to 5.5 V |  | 3800 |  |  | ns |
| $\overline{\text { SCK }}$ high-/low-level width | tKL1, tkH1 | $V_{D D}=2.7$ to 5.5 V |  | tkcrı1/2-50 |  |  | ns |
|  |  | $\mathrm{V}_{\mathrm{DD}}=1.8$ to 5.5 V |  | tkcy/2-150 |  |  | ns |
| SI ${ }^{\text {Note }} 1$ setup time (to $\overline{\mathrm{SCK}} \uparrow$ ) | tsik1 | $\mathrm{V} D=2.7$ to 5.5 V |  | 150 |  |  | ns |
|  |  | $V_{\text {DD }}=1.8$ to 5.5 V |  | 500 |  |  | ns |
| SINote 1 hold time (from SCK $\uparrow$ ) | tksil | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 5.5 V |  | 400 |  |  | ns |
|  |  | $\mathrm{V}_{\mathrm{DD}}=1.8$ to 5.5 V |  | 600 |  |  | ns |
| Delay time from $\overline{\text { SCK }} \downarrow$ <br> to SO $^{\text {Note } 1} 1$ output | tkso1 | $\begin{aligned} & \mathrm{RL}=1 \mathrm{k} \Omega, \\ & \mathrm{CL}=100 \mathrm{pF} \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 5.5 V | 0 |  | 250 | ns |
|  |  |  | $\mathrm{V} D \mathrm{D}=1.8$ to 5.5 V | 0 |  | 1000 | ns |

Notes 1. Read as SB0 or SB1 when using the 2 -wire serial I/O mode.
2. $R L$ and $C L$ are the load resistance and load capacitance of the $S O$ output line.

2-Wire and 3-Wire Serial I/O Modes ( $\overline{\mathrm{SCK}} .$. .External Clock Input): ( $\mathrm{T}_{\mathrm{A}}=\mathbf{- 4 0}$ to $+85^{\circ} \mathrm{C}$, $\mathrm{V}_{\mathrm{DD}}=1.8$ to 5.5 V )

| Parameter | Symbol | Test Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SCK cycle time }}$ | tkcy2 | $V_{D D}=2.7$ to 5.5 V |  | 800 |  |  | ns |
|  |  | $\mathrm{V}_{\mathrm{DD}}=1.8$ to 5.5 V |  | 3200 |  |  | ns |
| SCK high-/low-level width | tкц2, tкнг | $V_{D D}=2.7$ to 5.5 V |  | 400 |  |  | ns |
|  |  | $V_{\text {DD }}=1.8$ to 5.5 V |  | 1600 |  |  | ns |
| SINote 1 setup time (to $\overline{\mathrm{SCK}} \uparrow$ ) | tsik2 | $V_{D D}=2.7$ to 5.5 V |  | 100 |  |  | ns |
|  |  | $V_{D D}=1.8$ to 5.5 V |  | 150 |  |  | ns |
| SINote 1 hold time (from $\overline{\mathrm{SCK}} \uparrow$ ) | tksı2 | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 5.5 V |  | 400 |  |  | ns |
|  |  | $\mathrm{V}_{\mathrm{DD}}=1.8$ to 5.5 V |  | 600 |  |  | ns |
| Delay time from $\overline{\text { SCK }} \downarrow$ <br> to SO ${ }^{\text {Note } 1} 1$ output | tksoz | $\begin{aligned} & \mathrm{RL}=1 \mathrm{k} \Omega, \\ & \mathrm{CL}=100 \mathrm{pF} \end{aligned}$ | $V_{\text {DD }}=2.7$ to 5.5 V | 0 |  | 300 | ns |
|  |  |  | $V_{\text {DD }}=1.8$ to 5.5 V | 0 |  | 1000 | ns |

Notes 1. Read as SB0 or SB1 when using the 2-wire serial I/O mode.
2. $R L$ and $C L$ are the load resistance and load capacitance of the SO output line.

SBI Mode ( $\overline{\mathrm{SCK}} . .$. Internal Clock Output (Master)): ( $\mathrm{T}_{\mathrm{A}}=\mathbf{- 4 0}$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}=1.8$ to 5.5 V )


Note RL and Clare the load resistance and load capacitance of the SB0, SB1 output line.

SBI Mode (SCK...External Clock Input (Slave)): ( $\mathrm{T}_{\mathrm{A}}=\mathbf{- 4 0}$ to $+85^{\circ} \mathrm{C}$, $\mathrm{Vdd}=1.8$ to 5.5 V )


Note RL and Clare the load resistance and load capacitance of the SB0, SB1 output line.

## AC Timing Test Point (Excluding X1, XT1 inputs)

|  | $\begin{aligned} & \mathrm{V}_{\mathrm{H}} \text { (MIN.) } \\ & \mathrm{V}_{\mathrm{L}}(\mathrm{MAX.}) \end{aligned}$ |
| :---: | :---: |
|  |  |

Clock Timing


TIO, TI1, TI2 Timing

TIO, TI1, TI2


## Serial Transfer Timing

3-wire serial I/O mode


2-wire serial I/O mode


## Serial Transfer Timing

Bus release signal transfer


## Command signal transfer



Interrupt input timing

INTO, 1, 2, 4 KR0 to 3

$\overline{\text { RESET }}$ input timing


DATA MEMORY STOP MODE LOW SUPPLY VOLTAGE DATA RETENTION CHARACTERISTICS
( $\mathrm{T}_{\mathrm{A}}=\mathbf{- 4 0}$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Test Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data retention supply voltage | Vddor |  | 1.8 |  | 5.5 | V |
| Release signal set time | tsrel |  | 0 |  |  | $\mu \mathrm{s}$ |
| Oscillation stabilization wait time ${ }^{\text {Note } 1}$ | twait | Release by $\overline{\mathrm{RESET}}$ |  | Note 2 |  | ms |
|  |  | Release by interrupt request |  | Note 3 |  | ms |

Notes 1. The oscillation stabilization wait time is the time during which the CPU operation is stopped to prevent unstable operation at the oscillation start.
2. Either $2^{17} / f x$ or $2^{15} / f x$ can be selected by the mask option.
3. Depends on the basic interval timer mode register (BTM) settings (see the table below).

| BTM3 | BTM2 | BTM1 | BTM0 | Wait Time |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathrm{fx}=$ at 4.19 MHz | $\mathrm{fx}=$ at 6.0 MHz |
| - | 0 | 0 | 0 | $2^{20} / \mathrm{fx}$ (approx. 250 ms ) | $2^{20} / \mathrm{fx}$ (approx. 175 ms ) |
| - | 0 | 1 | 1 | $2^{17} / \mathrm{fx}$ (approx. 31.3 ms ) | $2^{17} / \mathrm{fx}$ (approx. 21.8 ms ) |
| - | 1 | 0 | 1 | $2^{15} / \mathrm{fx}$ (approx. 7.81 ms ) | $2^{15} / \mathrm{fx}$ (approx. 5.46 ms ) |
| - | 1 | 1 | 1 | $2^{13} / \mathrm{fx}$ (approx. 1.95 ms ) | $2^{13} / \mathrm{fx}$ (approx. 1.37 ms ) |

Data Retention Timing (STOP Mode Release by $\overline{\text { RESET }}$


## Data Retention Timing (Standby Release Signal: STOP Mode Release by Interrupt Signal)


13. CHARACTERISTIC CURVES (FOR REFERENCE ONLY)

Idd vs Vdd (Main System Clock: 6.0 MHz Crystal Resonator)


Idd vs Vdd (Main System Clock: 4.19 MHz Crystal Resonator)


Іон vs $\mathrm{VdD}_{\mathrm{DD}} \mathrm{Voh}_{\text {(Ports 2, 3, 6, }} 8$ and 9)



## 14. PACKAGE DRAWINGS

## 64-PIN PLASTIC QFP (14x14)


detail of lead end


## NOTE

Each lead centerline is located within 0.15 mm of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS |
| :---: | :--- |
| A | $17.6 \pm 0.4$ |
| B | $14.0 \pm 0.2$ |
| C | $14.0 \pm 0.2$ |
| D | $17.6 \pm 0.4$ |
| F | 1.0 |
| G | 1.0 |
| $H$ | $0.37_{-0}^{+0.08}$ |
| I | 0.15 |
| J | $0.8($ T.P. $)$ |
| K | $1.8 \pm 0.2$ |
| L | $0.8 \pm 0.2$ |
| M | $0.17_{-0}^{+0.08}$ |
| N | 0.10 |
| P | $2.55 \pm 0.1$ |
| Q | $0.1 \pm 0.1$ |
| R | $5^{\circ} \pm 5^{\circ}$ |
| S | 2.85 MAX. |
|  | P64GC-80-AB8-5 |

## $\star \quad$ 64-PIN PLASTIC LQFP (14x14)



## 64-PIN PLASTIC LQFP (12x12)



## NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS |
| :---: | :--- |
| A | $14.8 \pm 0.4$ |
| B | $12.0 \pm 0.2$ |
| C | $12.0 \pm 0.2$ |
| D | $14.8 \pm 0.4$ |
| F | 1.125 |
| G | 1.125 |
| H | $0.32 \pm 0.08$ |
| I | 0.13 |
| J | 0.65 (T.P.) |
| K | $1.4 \pm 0.2$ |
| L | $0.6 \pm 0.2$ |
| M | $0.17_{-0}^{+0.08}$ |
| N | 0.10 |
| P | $1.4 \pm 0.1$ |
| Q | $0.125 \pm 0.075$ |
| $R$ | $5^{\circ} \pm 5^{\circ}$ |
| S | 1.7 MAX. |
|  | P64GK-65-8A8-3 |

## $\star \quad$ 64-PIN PLASTIC TQFP (12x12)


detail of lead end


NOTE
Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS |
| :---: | :--- |
| A | $14.0 \pm 0.2$ |
| B | $12.0 \pm 0.2$ |
| C | $12.0 \pm 0.2$ |
| D | $14.0 \pm 0.2$ |
| F | 1.125 |
| G | 1.125 |
| $H$ | $0.32_{-0.10}^{+0.06}$ |
| I | 0.13 |
| J | $0.65($ T.P. $)$ |
| K | $1.0 \pm 0.2$ |
| L | 0.5 |
| M | $0.17{ }_{-0}^{+0.03}$ |
| N | 0.10 |
| P | 1.0 |
| Q | $0.1 \pm 0.05$ |
| $R$ | $3^{\circ}{ }_{-3}{ }^{\circ}$ |
| S | $1.1 \pm 0.1$ |
| T | 0.25 |
| U | $0.6 \pm 0.15$ |
|  | P64GK-65-9ET-3 |

## 15. RECOMMENDED SOLDERING CONDITIONS

The $\mu$ PD753108 should be soldered and mounted under the conditions recommended in the table below.
For details of recommended soldering conditions, refer to the document Semiconductor Device Mounting Technology Manual (C10535E).

For soldering methods and conditions other than those recommended below, contact an NEC sale representative.

Table 15-1. Surface Mounting Type Soldering Conditions (1/2)
(1) $\mu$ PD753104GC- $\times \times \times-$ AB8: 64-pin plastic QFP $(14 \times 14)$
$\mu$ PD753106GC- $\times \times \times-$ AB8: 64-pin plastic QFP $(14 \times 14)$
$\mu$ PD753108GC- $\times x \times-$ AB8: 64-pin plastic QFP $(14 \times 14)$

| Soldering <br> Method | Soldering Conditions | Symbol |
| :--- | :--- | :---: |
| Infrared reflow | Package peak temperature: $235^{\circ} \mathrm{C}$, Time: 30 seconds max. (at $210^{\circ} \mathrm{C}$ min.), <br> Count: Three times or less | IR35-00-3 |
| VPS | Package peak temperature: $215^{\circ} \mathrm{C}$, Time: 40 seconds max. (at $200^{\circ} \mathrm{C} \mathrm{min),}$. <br> Count: Three times or less | VP15-00-3 |
| Wave soldering | Solder temperature: $260^{\circ} \mathrm{C}$ max., Time: 10 seconds max., Count: Once, <br> Preheating temperature: $120^{\circ} \mathrm{C}$ max. (package surface temperature) | WS60-00-1 |
| Partial heating | Pin temperature: $300^{\circ} \mathrm{C}$ max., Time: 3 seconds max. (per pin row) | - |

Caution Do not use different soldering methods together (except for partial heating).
$\star \quad$ (2) $\mu$ PD753104GC- $\times x \times-8 B S:$ 64-pin plastic LQFP $(14 \times 14)$
$\mu$ PD753106GC- $\times \times \times-8 B S:$ 64-pin plastic LQFP $(14 \times 14)$
$\mu$ PD753108GC- $\times \times \times-8 B S:$ 64-pin plastic LQFP $(14 \times 14)$
$\mu$ PD753104GK- $\times x \times-8 A 8:$ 64-pin plastic LQFP $(12 \times 12)$
$\mu$ PD753106GK- $\times \times \times-8 A 8:$ 64-pin plastic LQFP $(12 \times 12)$
$\mu$ PD753108GK- $\times \times \times-8$ A8: 64 -pin plastic LQFP $(12 \times 12)$

| Soldering <br> Method | Soldering Conditions | Symbol |
| :--- | :--- | :---: |
| Infrared reflow | Package peak temperature: $235^{\circ} \mathrm{C}$, Time: 30 seconds max. (at $210^{\circ} \mathrm{C}$ min.), <br> Count: Two times or less | IR35-00-2 |
| VPS | Package peak temperature: $215^{\circ} \mathrm{C}$, Time: 40 seconds max. (at $200^{\circ} \mathrm{C}$ min.), <br> Count: Two times or less | VP15-00-2 |
| Wave soldering | Solder temperature: $260^{\circ} \mathrm{C}$ max., Time: 10 seconds max., Count: Once, <br> Preheating temperature: $120^{\circ} \mathrm{C}$ max. (package surface temperature) | $\mathrm{WS} 60-00-1$ |
| Partial heating | Pin temperature: $300^{\circ} \mathrm{C}$ max., Time: 3 seconds max. (per pin row) | - |

Caution Do not use different soldering methods together (except for partial heating).

Table 15-1. Surface Mounting Type Soldering Conditions (2/2)
(3) $\mu$ PD753104GK- $\times \times \times-9 E T:$ 64-pin plastic TQFP $(12 \times 12)$
$\mu$ PD753106GK- $\times \times \times-9 E T: 64$-pin plastic TQFP $(12 \times 12)$
$\mu$ PD753108GK- $\times \times \times-9 E T:$ 64-pin plastic TQFP $(12 \times 12)$

| Soldering <br> Method | Soldering Conditions | Symbol |  |
| :--- | :--- | :---: | :---: |
| Infrared reflow | Package peak temperature: $235^{\circ} \mathrm{C}$, Time: 30 seconds max. (at $210^{\circ} \mathrm{C}$ min.), <br> Count: Two times or less, Exposure limit: 7 days ${ }^{\text {Note (after that, prebake at } 125^{\circ} \mathrm{C} \text { for }}$ <br> 10 hours) | IR35-107-2 |  |
| VPS | Package peak temperature: $215^{\circ} \mathrm{C}$, Time: 40 seconds max. (at $200^{\circ} \mathrm{C}$ min.), <br> Count: Two times or less, Exposure limit: 7 days Note (after that, prebake at $125^{\circ} \mathrm{C}$ for <br> 10 hours) | VP15-107-2 |  |
| Wave soldering | Solder bath temperature: $260^{\circ} \mathrm{C}$ max., Time: 10 seconds max., Count: Once, <br> Preheating temperature: $120^{\circ} \mathrm{C}$ max. (package surface temperature), Exposure limit: <br> 7 daysNote (after that, prebake at $125^{\circ} \mathrm{C}$ for 10 hours) | WS60-107-1 |  |
| Partial heating | Pin temperature: $300^{\circ} \mathrm{C}$ max., Time: 3 seconds max. (per pin row) | - |  |

Note After opening the dry pack, store it at $25^{\circ} \mathrm{C}$ or less and $65 \% \mathrm{RH}$ or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

## APPENDIX A. $\mu$ PD75308B, 753108 AND 75P3116 FUNCTIONAL LIST

| Parameter |  | $\mu$ PD75308B | $\mu \mathrm{PD} 753108$ | $\mu$ PD75P3116 |
| :---: | :---: | :---: | :---: | :---: |
| Program memory |  | Mask ROM 0000H to 1F7FH (8064 $\times 8$ bits) | Mask ROM 0000H to 1FFFH (8192 $\times 8$ bits) | One-time PROM 0000H to 3FFFH (16384 $\times 8$ bits) |
| Data memory |  | 000 H to 1 FFH <br> ( $512 \times 4$ bits) |  |  |
| CPU |  | 75X Standard | 75XL CPU |  |
| Instruction execution time | When main system clock is selected | 0.95, 1.91, $15.3 \mu \mathrm{~s}$ <br> (during 4.19 MHz operation) | - $0.95,1.91,3.81,15.3 \mu \mathrm{~s}$ (during 4.19 MHz operation) <br> - $0.67,1.33,2.67,10.7 \mu \mathrm{~s}$ (during 6.0 MHz operation) |  |
|  | When subsystem clock is selected | $122 \mu \mathrm{~s}$ (during 32.768 kHz operation) |  |  |
| Stack | SBS register | None | SBS. 3 = 1: Mk I mode selection SBS. 3 = 0: Mk II mode selection |  |
|  | Stack area | 000H to 0FFH | 000 H to 1FFH |  |
|  | Subroutine call instruction stack operation | 2-byte stack | When Mk I mode: 2-byte stack When Mk II mode: 3-byte stack |  |
| Instruction | BRA !addr1 CALLA !addr1 | Unavailable | When Mk I mode: unavailable <br> When Mk II mode: available |  |
|  | MOVT XA, @BCDE <br> MOVT XA, @BCXA <br> BR BCDE <br> BR BCXA |  | Available |  |
|  | CALL !addr | 3 machine cycles | Mk I mode: 3 machine cycles, Mk II mode: 4 machine cycles |  |
|  | CALLF !faddr | 2 machine cycles | Mk I mode: 2 machine cycles, Mk II mode: 3 machine cycles |  |
| I/O port | CMOS input | 8 | 8 |  |
|  | CMOS input/output | 16 | 20 |  |
|  | Bit port output | 8 | 0 |  |
|  | N-ch open-drain input/output | 8 | 4 |  |
|  | Total | 40 | 32 |  |
| LCD controller/driver |  | Segment selection: 24/28/32 segments (can be changed to CMOS input/output port in 4 timeunit; max. 8) | Segment selection: 16/20/24 segments (can be changed to CMOS input/output port in 4 time-unit; max. 8) |  |
|  |  | Display mode selection: static, $1 / 2$ duty ( $1 / 2$ bias), $1 / 3$ duty ( $1 / 2$ bias), $1 / 3$ duty ( $1 / 3$ bias), $1 / 4$ duty ( $1 / 3$ bias) |  |  |
|  |  | On-chip split resistor for LCD driver can be specified by using mask option. |  | No on-chip split resistor for LCD driver |
| Timer |  | 3 channels <br> - Basic interval timer: 1 channel <br> - 8-bit timer/event counter: 1 channel <br> - Watch timer: 1 channel | 5 channels <br> - Basic interval timer/watchdog timer: 1 channel <br> - 8-bit timer/event counter: 3 channels (can be used as 16 -bit timer/event counter) <br> - Watch timer: 1 channel |  |


| Parameter |  | $\mu$ PD75308B | $\mu$ PD753108 | $\mu$ PD75P3116 |
| :---: | :---: | :---: | :---: | :---: |
| Clock output (PCL) |  | - $\Phi, 524,262,65.5 \mathrm{kHz}$ (Main system clock: during 4.19 MHz operation) | - Ф, 524, 262, 65.5 kHz <br> (Main system clock: during 4. <br> - $\Phi, 750,375,93.8 \mathrm{kHz}$ <br> (Main system clock: during 6. | 19 MHz operation) <br> 0 MHz operation) |
| BUZ output (BUZ) |  | - 2 kHz <br> (Main system clock: during 4.19 MHz operation) | - 2, 4, 32 kHz <br> (Main system clock: during 4 subsystem clock: during 32.7 <br> - 2.93, 5.86, 46.9 kHz <br> (Main system clock: during 6 | 19 MHz operation or 68 kHz operation) <br> 0 MHz operation) |
| Serial interface |  | 3 modes are available <br> - 3-wire serial I/O mode ... MSB/LSB can be selected for transfer first bit <br> - 2-wire serial I/O mode <br> - SBI mode |  |  |
| SOS register | Feedback resistor cut flag (SOS.0) | None | Contained |  |
|  | Sub-oscillator current cut flag (SOS.1) | None | Contained |  |
| Register bank selection register (RBS) |  | None | Yes |  |
| Standby release by INTO |  | Unavailable | Available |  |
| Vectored interrupt |  | External: 3, internal: 3 | External: 3, internal: 5 |  |
| Supply voltage |  | $V_{D D}=2.0$ to 6.0 V | $\mathrm{V}_{\mathrm{DD}}=1.8$ to 5.5 V |  |
| Operating ambient temperature |  | $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ |  |  |
| Package |  | - 80-pin plastic QFP $(14 \times 20)$ <br> - 80-pin plastic QFP $(14 \times 14)$ <br> - 80-pin plastic TQFP <br> (Fine pitch) $(12 \times 12)$ | -64-pin plastic QFP $(14 \times 14)$ <br> -64-pin plastic LQFP $(14 \times 14)$ <br> -64-pin plastic LQFP $(12 \times 12)$ <br> -64-pin plastic TQFP $(12 \times 12)$ | -64-pin plastic QFP $(14 \times 14)$ <br> -64-pin plastic LQFP $(14 \times 14)$ <br> -64-pin plastic LQFP $(12 \times 12)$ |

## APPENDIX B. DEVELOPMENT TOOLS

The following development tools are provided for system development using the $\mu$ PD753108.
In the 75 XL Series, the relocatable assembler which is common to the series is used in combination with the device file of each product.

## Language processor

| RA75X relocatable assembler | Host Machine |  |  | Part Number (Product Name) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | OS | Supply Media |  |
|  | PC-9800 Series | MS-DOS ${ }^{\text {™ }}$ | 3.5-inch 2HD | $\mu$ S5A13RA75X |
|  |  | $\binom{\text { Ver. } 3.30 \text { to }}{\text { Ver. } 6.2^{\text {Note }}}$ |  |  |
|  | IBM PC/AT ${ }^{\text {TM }}$ and compatible machines | Refer to "OS for IBM PC" | 3.5-inch 2HC | $\mu$ S7B13RA75X |


| Device file | Host Machine |  |  | Part Number (Product Name) |
| :---: | :---: | :---: | :---: | :---: |
|  |  | OS | Supply Media |  |
|  | PC-9800 Series | MS-DOS | 3.5-inch 2HD | $\mu$ S5A13DF753108 |
|  |  | $\binom{\text { Ver. } 3.30 \text { to }}{\text { Ver. } 6.2^{\text {Note }}}$ |  |  |
|  | IBM PC/AT and compatible machines | Refer to "OS for IBM PC" | 3.5-inch 2HC | $\mu$ S7B13DF753108 |

Note Ver. 5.00 and later have the task swap function, but it cannot be used for this software.

Remark Operation of the assembler and the device file is guaranteed only on the above host machines and OSs.

## PROM write tools

| Hardware | PG-1500 | PG-1500 is a PROM programmer which enables you to program single-chip microcontrollers including PROM by stand-alone or host machine operation by connecting an attached board and optional programmer adapter to PG-1500. It also enables you to program typical PROM devices of 256 Kb to 4 Mb . |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | PA-75P3116GC | PROM programmer adapter for the $\mu$ PD75P3116GC-AB8. Connect the programmer adapter to PG-1500 for use. |  |  |  |
|  | PA-75P3116GC-8BS | PROM programmer adapter for the $\mu$ PD75P3116GC-8BS. Connect the programmer adapter to PG-1500 for use. |  |  |  |
|  | PA-75P3116GK | PROM programmer adapter for the $\mu$ PD75P3116GK-8A8. Connect the programmer adapter to PG-1500 for use. |  |  |  |
| Software | PG-1500 controller | PG-1500 and a host machine are connected by serial and parallel interfaces and PG-1500 is controlled on the host machine. |  |  |  |
|  |  | Host machine | OS | Supply media | Part number (product name) |
|  |  | PC-9800 Series | $\begin{gathered} \text { MS-DOS } \\ \binom{\text { Ver. } 3.30 \text { to }}{\text { Ver. } 6.2^{\text {Note }}} \end{gathered}$ | 3.5-inch 2HD | $\mu$ S5A13PG1500 |
|  |  | IBM PC/AT and compatible machines | Refer to "OS for IBM PC" | 3.5-inch 2HD | $\mu$ S7B13PG1500 |

Note Ver. 5.00 and later have the task swap function, but it cannot be used for this software.

Remark Operation of the PG-1500 controller is guaranteed only on the above host machines and OSs.

## Debugging tool

The in-circuit emulator (IE-75001-R) is available as the program debugging tool for the $\mu$ PD753108. The system configuration is described as follows.

| Hardware | IE-75001-R | In-circuit emulator for debugging the hardware and software when developing the application systems that use the 75X Series and 75XL Series. When developing a $\mu$ PD753108 Subseries, the emulation board (IE-75300-R-EM) and emulation probe (EP-753108GC-R or EP-753108GK-R) that are sold separately must be used with the IE-75001-R. It can debug the system efficiently by connecting the host machine and PROM programmer. |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IE-75300-R-EM | Emulation board for evaluating the application systems that use a $\mu$ PD753108 Subseries. It must be used with the IE-75001-R. |  |  |  |
|  | EP-753108GC-R <br> EV-9200GC-64 | Emulation probe for the $\mu \mathrm{PD} 753108 \mathrm{GC}$. <br> It must be connected to the IE-75001-R and IE-75300-R-EM. <br> It is supplied with the 64-pin conversion socket EV-9200GC-64 which facilitates connection to a target system. |  |  |  |
|  | EP-753108GK-R <br> TGK-064SBW Note 1 | Emulation probe for the $\mu$ PD753108GK. <br> It must be connected to the IE-75001-R and IE-75300-R-EM. <br> It is supplied with the 64-pin conversion adapter TGK-064SBW which facilitates connection to a target system. |  |  |  |
| Software | IE control program | Connects the IE-75001-R to a host machine via RS-232-C and Centronics interface and controls the IE-75001-R on a host machine. |  |  |  |
|  |  | Host machine | os | Supply media | Part number (product name) |
|  |  | PC-9800 Series | $\begin{gathered} \text { MS-DOS } \\ \binom{\text { Ver. } 3.30 \text { to }}{\text { Ver. } 6.2^{\text {Note 2 }}} \end{gathered}$ | 3.5-inch 2HD | $\mu$ S5A13IE75X |
|  |  | IBM PC/AT and compatible machines | Refer to "OS for IBM PC" | 3.5-inch 2HC | $\mu$ S7B13IE75X |

Notes 1. This is a product of TOKYO ELETECH CORPORATION.
Contact: Daimaru Kogyo, Ltd. Tokyo Electronic Department (TEL: +81-3-3820-7112)
Osaka Electronic Department (TEL: +81-6-6244-6672)
2. Ver. 5.00 and later have the task swap function, but it cannot be used for this software.

Remarks 1. Operation of the IE control program is guaranteed only on the above host machines and OSs.
2. The $\mu$ PD753104, 753106, 753108 and 75P3116 are commonly referred to as the $\mu$ PD753108 Subseries.

## OS for IBM PC

The following IBM PC OS's are supported.

| OS | Version |
| :--- | :--- |
| PC DOS |  |
|  | Ver. 3.1 to Ver. 6.3 <br> $\mathrm{~J} 6.1 / \mathrm{V}^{\text {Note }}$ to $\mathrm{J} 6.3 / \mathrm{V}^{\text {Note }}$ |
| MS-DOS | Ver. 5.0 to Ver. 6.22 <br> $5.0 / \mathrm{V}^{\text {Note }}$ to $6.2 / \mathrm{V}^{\text {Note }}$ |
| IBM DOS |  |
|  | JM |

Note Only the English mode is supported.

Caution Ver. 5.0 and later have the task swap function, but it cannot be used for this software.

Figure B-1. EV-9200GC-64 Package Drawing (For Reference Only)

| EV-9200GC-64-G0E |  |  |
| :---: | :--- | :--- |
| A | MILLIMETERS | INCHES |
| B | 18.8 | 0.74 |
| C | 14.1 | 0.555 |
| D | 18.8 | 0.555 |
| E | $4-$ C 3.0 | 0.74 |
| F | 0.8 | $4-C \quad 0.118$ |
| G | 6.0 | 0.031 |
| H | 15.8 | 0.236 |
| I | 18.5 | 0.622 |
| J | 6.0 | 0.728 |
| K | 15.8 | 0.236 |
| L | 18.5 | 0.622 |
| M | 8.0 | 0.728 |
| N | 7.8 | 0.315 |
| O | 2.5 | 0.307 |
| P | 2.0 | 0.098 |
| Q | 1.35 | 0.079 |
| R | $0.35 \pm 0.1$ | 0.053 |
| S | $\phi 2.3$ | $0.014_{-0.005}^{+0.004}$ |
| T | $\phi 1.5$ | 0.091 |
| A | 0.059 |  |
|  |  |  |

Figure B-2. EV-9200GC-64 Recommended Footprint (For Reference Only)


| EV-9200GC-64-P1E |  |  |
| :---: | :---: | :---: |
| ATEM | MILLIMETERS | INCHES |
| B | 19.5 | 0.768 |
| C | $0.8 \pm 0.02 \times 15=12.0 \pm 0.05$ | $0.031_{-0.001}^{+0.002} \times 0.591=0.472_{-0.002}^{+0.003}$ |
| D | $0.8 \pm 0.02 \times 15=12.0 \pm 0.05$ | $0.031_{-0.0001}^{+0.002} \times 0.591=0.472_{-0.002}^{+0.003}$ |
| E | 14.8 | 0.583 |
| F | 19.5 | 0.768 |
| G | $6.00 \pm 0.08$ | $0.236_{-0.003}^{+0.004}$ |
| H | $6.00 \pm 0.08$ | $0.236_{-0.003}^{+0.004}$ |
| I | $0.5 \pm 0.02$ | $0.197_{-0.002}^{+0.001}$ |
| J | $\phi 2.36 \pm 0.03$ | $\phi 0.093_{-0.002}^{+0.001}$ |
| K | $\phi 2.2 \pm 0.1$ | $\phi 0.087_{-0.000}^{+0.004}$ |
| L | $\phi 1.57 \pm 0.03$ | $\phi 0.062_{-0.002}^{+0.001}$ |

Caution Dimensions of mount pad for EV-9200 and that for target device (QFP) may be different in some parts. For the recommended mount pad dimensions for QFP, refer to "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).

Figure B-3. TGK-064SBW Package Drawing (For Reference Only)


| ITEM | MILLIMETERS | INCHES | ITEM | MILLIMETERS | INCHES |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A | 18.4 | 0.724 | a | $\phi 0.3$ | $\phi 0.012$ |
| B | $0.65 \times 15=9.75$ | $0.026 \times 0.591=0.384$ | b | 1.85 | 0.073 |
| C | 0.65 | 0.026 | c | 3.5 | 0.138 |
| D | 7.75 | 0.305 | d | 2.0 | 0.079 |
| E | 10.15 | 0.400 | e | 3.9 | 0.154 |
| F | 12.55 | 0.494 | f | 1.325 | 0.052 |
| G | 14.95 | 0.589 | g | 1.325 | 0.052 |
| H | $0.65 \times 15=9.75$ | $0.026 \times 0.591=0.384$ | h | 5.9 | 0.232 |
| I | 11.85 | 0.467 | i | 0.8 | 0.031 |
| J | 18.4 | 0.724 | j | 2.4 | 0.094 |
| K | C 2.0 | C 0.079 | k | 2.7 | 0.106 |
| L | 12.45 | 0.490 |  |  | TGK-064SBW-G1E |
| M | 10.25 | 0.404 |  |  |  |
| N | 7.7 | 0.303 |  |  |  |
| O | 10.02 | 0.394 |  |  |  |
| P | 14.92 | 0.587 |  |  |  |
| Q | 11.1 | 0.437 |  |  |  |
| R | 1.45 | 0.057 |  |  |  |
| S | 1.45 | 0.057 |  |  |  |
| T | 4- $\phi 1.3$ | 4- $\phi 0.051$ |  |  |  |
| U | 1.8 | 0.071 |  |  |  |
| V | 5.0 | 0.197 |  |  |  |
| W | $\phi 5.3$ | ¢0.209 |  |  |  |
| X | 4-C 1.0 | 4-C 0.039 |  |  |  |
| Y | ¢3.55 | $\phi 0.140$ |  |  |  |
| Z | $\phi 0.9$ | $\phi 0.035$ |  |  |  |

$\star \quad$ Notes on Target System Design
The following shows a diagram of the connection conditions between the emulation probe, conversion connector and conversion socket or conversion adapter.

Design your system making allowances for conditions such as the form of parts mounted on the target system, as shown below.

Table B-1. Distance Between In-Circuit Emulator and Conversion Socket

| Emulation Probe | Conversion Socket/ <br> Conversion Adapter | Distance Between In-Circuit Emulator <br> and Conversion Socket or <br> Conversion Adapter |
| :--- | :--- | :--- |
| EP-753108GC-R | EV-9200GC-64 | 700 mm |
| EP-753108GK-R | TGK-064SBW | 700 mm |

Figure B-4. Distance Between In-Circuit Emulator and Conversion Socket or Conversion Adapter (1)


Figure B-5. Distance Between In-Circuit Emulator and Conversion Socket or Conversion Adapter (2)


Figure B-6. Connecting Conditions of Target System (1)


Figure B-7. Connecting Conditions of Target System (2)


## APPENDIX C. RELATED DOCUMENTS

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

Documents Related to Devices

| Document Name | Document No. |
| :--- | :---: |
| $\mu$ PD753104, 753106, 753108 Data Sheet | This document |
| $\mu$ PD75P3116 Data Sheet | U11369E |
| $\mu$ PD753108 User's Manual | U10890E |
| $75 X L$ Series Selection Guide | U10453E |

Documents Related to Development Tools (Software) (User's Manuals)

| Document Name |  | Document No. |
| :--- | :--- | :---: |
| RA75X Assembler Package | Operation | U12622E |
|  | Language | U12385E |
|  | Structured Assembler Preprocessor | U12598E |

Documents Related to Development Tools (Hardware) (User's Manuals)

| Document Name | Document No. |
| :--- | :---: |
| IE-75000-R, IE-75001-R In-Circuit Emulator | EEU-1455 |
| IE-75300-R-EM Emulation Board | U11354E |
| EP-753108GC-R, EP-753108GK-R Emulation Probe | EEU-1495 |

Documents Related to PROM Writing (User's Manuals)

| Document Name |  | Document No. |
| :--- | :--- | :---: |
| PG-1500 PROM Programmer | PC-9800 Series (MS-DOS) Based | U11940E |
| PG-1500 Controller | IBM PC Series (PC DOS) Based | EEU-1291 |

## Other Related Documents

| Document Name | Document No. |
| :--- | :--- |
| SEMICONDUCTOR SELECTION GUIDE - Products \& Packages - | X13769E |
| Semiconductor Device Mounting Technology Manual | C10535E |
| Quality Grades on NEC Semiconductor Devices | C11531E |
| NEC Semiconductor Device Reliability/Quality Control System | C10983E |
| Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD) | C11892E |

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

## NOTES FOR CMOS DEVICES

## (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:
Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:
No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:
Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

## Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)
Santa Clara, California
Tel: 408-588-6000
800-366-9782
Fax: 408-588-6130
800-729-9288
NEC Electronics (Europe) GmbH
Duesseldorf, Germany
Tel: 0211-65 0301
Fax: 0211-65 03327

- Branch The Netherlands

Eindhoven, The Netherlands
Tel: 040-244 5845
Fax: 040-244 4580

- Branch Sweden

Taeby, Sweden
Tel: 08-63 80820
Fax: 08-63 80388

NEC Electronics (France) S.A.
Vélizy-Villacoublay, France
Tel: 01-3067-58-00
Fax: 01-3067-58-99
NEC Electronics (France) S.A.
Representación en España
Madrid, Spain
Tel: 091-504-27-87
Fax: 091-504-28-60
NEC Electronics Italiana S.R.L.
Milano, Italy
Tel: 02-66 7541
Fax: 02-66 754299
NEC Electronics (UK) Ltd.
Milton Keynes, UK
Tel: 01908-691-133
Fax: 01908-670-290

NEC Electronics Hong Kong Ltd.
Hong Kong
Tel: 2886-9318
Fax: 2886-9022/9044
NEC Electronics Hong Kong Ltd.
Seoul Branch
Seoul, Korea
Tel: 02-528-0303
Fax: 02-528-4411
NEC Electronics Singapore Pte. Ltd.
Novena Square, Singapore
Tel: 253-8311
Fax: 250-3583
NEC Electronics Taiwan Ltd.
Taipei, Taiwan
Tel: 02-2719-2377
Fax: 02-2719-5951
NEC do Brasil S.A.
Electron Devices Division
Guarulhos-SP, Brasil
Tel: 11-6462-6810
Fax: 11-6462-6829

## MS-DOS is either a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries. <br> IBM DOS, PC/AT, and PC DOS are trademarks of International Business Machines Corporation.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

- The information in this document is current as of December, 2001. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.
The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.
(Note)
(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).

