

## 4-BIT SINGLE-CHIP MICROCOMPUTER

### DESCRIPTION

The μPD75048 is a 4-bit single-chip microcomputer whose data processing capability is comparative to that of an 8-bit microcomputer.

The μPD75048 employs a CPU whose minimum instruction execution time is 0.95 μs, and contains the EEPROM, A/D converter, multi-function timer, and high performance hardware to provide high cost to performance ratio.

Detailed functions are described in the following user's manual. Read this manual when designing your system.

μPD75048 User's Manual: IEU-704

### FEATURES

- Built-in EEPROM: 1024 x 4 bits (data memory area)
- Built-in 8-bit resolution A/D converter (successive approximation): 8 channels
  - Capable of operating at low voltage:  $V_{DD} = 2.7$  to 6.0 V
  - Reference voltage can be arbitrarily specified between  $AV_{REF+}$  and  $AV_{REF-}$ .
- Built-in multi-function timer which can provide the following functions:
  - 8-bit timer
  - PWM output
  - 16-bit free running timer
  - 16-bit integration type A/D converter counter
- I/O ports: 48 pins
- Middle voltage N-ch open drain input/output ports: 12 pins
- 43 I/O lines can be provided with internal pull-down resistors
- PROM version is available: μPD75P048 (One-time PROM)

### APPLICATIONS

- Consumer electronics products, telephones, cameras, automobile audio equipment, electronics measurement equipment, etc.

### ORDERING INFORMATION

Part Number	Package	Quality grade
μPD75048CW-xxx	64-pin plastic shrink DIP (750 mil)	Standard
μPD75048GC-xxx-AB8	64-pin plastic QFP □ 14mm	Standard

**Remarks:** xxx is ROM code number.

Please refer to "Quality Grade on NEC Semiconductor Devices" (Document Number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

The information in this document is subject to change without notice.

FUNCTIONAL OUTLINE

Item	Function			
Instructions	41			
Instruction Execution Time	<ul style="list-style-type: none"> <li>• With main system clock: 0.95, 1.91, 15.3 μs (at 4.19 MHz)</li> <li>• With subsystem clock: 122 μs (at 32.768 kHz)</li> </ul>			
Internal Memory	Program memory (ROM) : 8064 x 8 bits			
	Data memory (RAM) : 512 x 4 bits Data memory (EEPROM) : 1024 x 4 bits			
EEPROM	<ul style="list-style-type: none"> <li>• Retains data in case of power failure</li> <li>• Number of writes: 100,000 times</li> <li>• Write time: 10 ms</li> <li>• Write end, overwrite interrupt functions</li> </ul>			
General-Purpose Register	<ul style="list-style-type: none"> <li>• 4-bit manipulation: 8 (X, A, B, C, D, E, H, L)</li> <li>• 8-bit manipulation: 4 (XA, BC, DE, HL)</li> </ul>			
Accumulator	<ul style="list-style-type: none"> <li>• Bit accumulator (CY)</li> <li>• 4-bit accumulator (A)</li> <li>• 8-bit accumulator (XA)</li> </ul>			
Instruction Set	<ul style="list-style-type: none"> <li>• Abundant bit manipulation instructions</li> <li>• Efficient 4-bit data manipulation instructions</li> <li>• 8-bit data manipulation instructions</li> <li>• GETI instruction executing 2-/3-byte instruction with a single byte</li> </ul>			
I/O Line	48	12	Input pin	Via software, w/pull-up resistor: 27 w/pull-down resistor: 4
		24	CMOS I/O pin (direct LED drive: 4)	
		12	Medium-voltage N-ch open-drain I/O (direct LED drive)	By mask option, w/pull-up resistor: 12
Timer	4 chs	<ul style="list-style-type: none"> <li>• 8-bit timer/event counter               <ul style="list-style-type: none"> <li>• Clock source: 4 steps</li> <li>• Can count events</li> </ul> </li> </ul>		
		<ul style="list-style-type: none"> <li>• 8-bit basic interval timer               <ul style="list-style-type: none"> <li>• Reference time generation: 1.95, 7.82, 31.3, 250 ms (at 4.19 MHz)</li> <li>• Can be used as watchdog timer</li> </ul> </li> </ul>		
		<ul style="list-style-type: none"> <li>• Clock timer               <ul style="list-style-type: none"> <li>• Generates 0.5-second time intervals</li> <li>• Count clock source: main system clock or subsystem clock (selectable)</li> <li>• Clock fast forward mode (generates 3.9-ms time intervals)</li> <li>• Buzzer output (2, 4, 32 kHz)</li> </ul> </li> </ul>		
		<ul style="list-style-type: none"> <li>• Multi-function timer               <ul style="list-style-type: none"> <li>• Can be used as:                   <ul style="list-style-type: none"> <li>• 8-bit timer</li> <li>• PWM output</li> <li>• 16-bit free-running timer</li> <li>• Counter for 16-bit integral A/D converter</li> </ul> </li> </ul> </li> </ul>		
8-bit Serial Interface	<ul style="list-style-type: none"> <li>• Three modes:               <ul style="list-style-type: none"> <li>• 3-line serial I/O mode ... MSB/LSB first (selectable)</li> <li>• 2-line serial I/O mode</li> <li>• SBI mode</li> </ul> </li> </ul>			
Bit Sequential Buffer	Special bit manipulation memory: 16 bits <ul style="list-style-type: none"> <li>• Ideal for remote controller</li> </ul>			
Clock Output Function	Timer/event counter output (PTO0): output of square wave at specified frequency			
	Clock output (PCL): $\Phi$ , $f_x/2^3$ , $f_x/2^4$ , $f_x/2^6$			
	Buzzer output (BUZ): 2, 4, 32 kHz (with main system clock or subsystem clock)			

(cont'd)

Item	Function
A/D Converter	8-bit resolution A/D converter (successive approximation type): 8 channels <ul style="list-style-type: none"> <li>• Low-voltage operation: <math>V_{DD} = 2.7 - 6.0 \text{ V}</math></li> <li>• Reference voltage setting range: <math>AV_{REF+} - AV_{REF-}</math>  <math>2.5 \text{ V} \leq (AV_{REF+}) - (AV_{REF-}) \leq 6.0 \text{ V}</math></li> </ul>
Vector Interrupt	External: 3, Internal: 6
Test Input	External: 1, Internal: 1
System Clock Oscillator Circuit	<ul style="list-style-type: none"> <li>• Ceramic/crystal oscillator circuit for main system clock oscillation</li> <li>• Crystal oscillator circuit for subsystem clock oscillation</li> </ul>
Standby Function	<ul style="list-style-type: none"> <li>• STOP mode: main system clock oscillation stops</li> <li>• HALT mode: system clock oscillation continues (clock supply to CPU stops)</li> </ul>
Package	<ul style="list-style-type: none"> <li>• 64-pin plastic shrink DIP (750 mil)</li> <li>• 64-pin plastic QFP (□ 14 mm)</li> </ul>

CONTENTS

1. PIN CONFIGURATION (TOP VIEW) ..... 5

2. BLOCK DIAGRAM .....8

3. PIN FUNCTIONS .....9

    3.1 PORT PINS .....9

    3.2 NON PORT PINS ..... 11

    3.3 PIN INPUT/OUTPUT CIRCUIT ..... 13

    3.4 SELECTION OF MASK OPTIONS ..... 16

    3.5 PROCESSING OF UNUSED PINS ..... 17

4. MEMORY CONFIGURATION ..... 18

5. EEPROM .....21

6. PERIPHERAL HARDWARE FUNCTIONS ..... 22

    6.1 PORT ..... 22

    6.2 CLOCK GENERATOR CIRCUIT ..... 23

    6.3 CLOCK OUTPUT CIRCUIT ..... 24

    6.4 BASIC INTERVAL TIMER ..... 25

    6.5 WATCH TIMER ..... 26

    6.6 TIMER/EVENT COUNTER ..... 27

    6.7 SERIAL INTERFACE ..... 29

    6.8 A/D CONVERTER ..... 31

    6.9 MULTI-FUNCTION TIMER (MFT) ..... 32

    6.10 BIT SEQUENTIAL BUFFER ..... 34

7. INTERRUPT FUNCTIONS ..... 34

8. STANDBY FUNCTIONS ..... 36

9. RESET FUNCTION ..... 37

10. INSTRUCTION SET ..... 39

11. ELECTRICAL SPECIFICATIONS ..... 45

12. PERFORMANCE CURVE ..... 59

13. PACKAGE DRAWINGS ..... 61


14. RECOMMENDED SOLDERING CONDITIONS ..... 63

APPENDIX A. COMPARISON BETWEEN μPD75048 AND 75028/75008 FUNCTIONS ..... 64

APPENDIX B. DEVELOPMENT TOOLS ..... 65


1. PIN CONFIGURATION (TOP VIEW)

• 64-PIN PLASTIC SHRINK DIP (750 mil)



IC : Internally Connected (Connect directly to V<sub>DD</sub>)

• 64-PIN PLASTIC QFP (□ 14 mm)




IC : Internally Connected (Connect directly to V<sub>DD</sub>)

**PIN IDENTIFICATION**

P00-03	: Port0		: Port 0	
P10-13	: Port1		: Port 1	
P20-23	: Port2		: Port 2	
P30-33	: Port3		: Port 3	
P40-43	: Port4		: Port 4	
P50-53	: Port5		: Port 5	
P60-63	: Port6		: Port 6	
P70-73	: Port7		: Port 7	
P80-83	: Port8		: Port 8	
P90-93	: Port9		: Port 9	
P100-103	: Port10		: Port 10	
P110-113	: Port11		: Port 11	
KR0-7	: Key Return		: Key interrupt input	
<u>SCK</u>	: Serial Clock		: Serial clock input/output	
SI	: Serial Input		: Serial data input	
SO	: Serial Output		: Serial data output	
<u>SB0, 1</u>	: Serial Bus 0, 1		: Serial bus input/output	
<u>RESET</u>	: Reset Input		: Reset input	
TI0	: Timer Input 0		: External event pulse input	
PTO0	: Programmable Timer Output 0		: Timer/event counter output	
BUZ	: Buzzer Clock		: Arbitrary frequency output	
PCL	: Programmable Clock		: Clock output	
INT0,1,4	: External Vectored Interrupt 0, 1, 4		: External vector interrupt input	
INT2	: External Test Input 2		: External test input	
X1, 2	: Main System Clock Oscillation 1, 2		: Main system clock oscillation pin	
XT1, 2	: Subsystem Clock Oscillation 1, 2		: Subsystem clock oscillation pin	
<u>MAR</u>	: Reference Integration Control	} MFT A/D mode	: Reference integration signal output	} MFT A/D mode
<u>MAI</u>	: Integration Control		: Integration signal output	
<u>MAZ</u>	: Autozero Control		: Autozero signal output	
<u>MAT</u>	: External Compare Timing Input		: External comparator signal input	
<u>PPO</u>	: Programmable Pulse Output ... MFT timer mode		: Pulse output ... MFT timer mode	
AN0-7	: Analog Input 0-7		: Analog input	
AV <sub>REF+</sub>	: Analog Reference (+)		: Analog reference voltage (+) input (AV <sub>DD</sub> )	
AV <sub>REF-</sub>	: Analog Reference (-)		: Analog reference voltage (-) input (AV <sub>SS</sub> )	
AV <sub>DD</sub>	: Analog V <sub>DD</sub>		: A/D converter positive power supply	
AV <sub>SS</sub>	: Analog V <sub>SS</sub>		: A/D converter GND	
V <sub>DD</sub>	: Positive Power Supply		: Positive power supply	
V <sub>SS</sub>	: Ground		: GND	

Remarks : MFT: Multi-function timer



2. BLOCK DIAGRAM



### 3. PIN FUNCTIONS

#### 3.1 PORT PINS

Pin Name	Input/Output	Also Served As	Function	8-Bit I/O	When Reset	Input/Output Circuit TYPE*1
P00	Input/Output	INT4	4-bit input/output port(PORT0) Pull up resistors can be specified in 3-bit units for the P01 to P03 pins by software.	X	Input	ⓑ
P01	Input/Output	$\overline{\text{SCK}}$				ⓕ-A
P02	Input/Output	SO/SB0				ⓕ-B
P03	Input/Output	SO/SB1				Ⓜ-C
P10	Input	INT0	With noise elimination function	X	Input	ⓑ-C
P11		INT1	4-bit input port(PORT1) Internal pull-up resistors can be specified in 4-bit units by software.			
P12		INT2				
P13		T10				
P20	Input/Output	PTO0	4-bit input/output port(PORT2) Internal pull-up resistors can be specified in 4-bit units by software.	X	Input	E -B
P21		PPO				
P22		PCL				
P23		BUZ				
P30*2	Input/Output	—	Programmable 4-bit input/output port (PORT3) This port can be specified for input/output in bit units. Internal pull-up resistors can be specified in 4-bit units by software.	X	Input	E -B
P31*2		—				
P32*2		—				
P33*2		—				
P40-43*2	Input/Output	—	N-ch open-drain 4-bit input/output port (PORT4) Internal pull-up resistors can be specified in 4-bit units (by mask option). Resistive voltage is 10V in the open-drain mode.	○	High level (with internal pull-up register) or high impedance	M
P50-53*2	Input/Output	—	N-ch open-drain 4-bit input/output port (PORT5) Internal pull-up resistors can be specified in bit units (by mask option). Resistive voltage is 10V in the open-drain mode.		High level (with internal pull-up register) or high impedance	M

\*1: Circles indicate Schmitt trigger inputs.

2: Can directly drive LED.

(cont'd)

Pin Name	Input/Output	Also Served As	Function	8-Bit I/O	When Reset	Input/Output Circuit TYPE*1	
P60	Input/Output	KR0	Programmable 4-bit input/output port (PORT6) This port can be specified for input/output in bit units. Internal pull-up resistors can be specified in 4-bit units by software.	○	Input	Ⓕ-A	
P61		KR1					
P62		KR2					
P63		KR3					
P70	Input/Output	KR4	4-bit input/output port(PORT7) Internal pull-up resistors can be specified in 4-bit units by software.		X	Input	Ⓕ-A
P71		KR5					
P72		KR6					
P73		KR7					
P80-83	Input/Output	—	4-bit input/output port(PORT8) Internal pull-up resistors can be specified in 4-bit units by software.	X	Input	E-B	
P90-93	Input/Output	—	4-bit input/output port(PORT9) Internal pull-down resistors can be specified in 4-bit units by software.		Input	E-D	
P100	Input/Output	$\overline{\text{MAR}}$	N-ch open-drain 4-bit input/output port (PORT10) Internal pull-up resistors can be specified in bit units (by mask option). Resistive voltage is 10V in the open-drain mode.	X	High level (with internal pull-up resistor) or high impedance	M	
P101		$\overline{\text{MAI}}$					
P102		$\overline{\text{MAZ}}$					
P103		$\overline{\text{MAT}}$					
P110	Input	AN0	4-bit input port(PORT11)		Input	Y-A	
P111		AN1					
P112		AN2					
P113		AN3					

\*1: Circles indicate Schmitt trigger inputs.

3.2 NONPORT PINS

Pin Name	Input/Output	Also Served As	Function		When Reset	Input/Output Circuit TYPE*1
TI0	Input	P13	Timer/event counter external event pulse input		Input	ⓑ- C
PTO0	Input/Output	P20	Timer/event counter output		Input	E - B
PCL	Input/Output	P22	Clock output		Input	E - B
BUZ	Input/Output	P23	Arbitrary frequency output(for buzzer or for trimming the system clock)		Input	E - B
$\overline{\text{SCK}}$	Input/Output	P01	Serial clock input/output		Input	Ⓕ- A
SO/SB0	Input/Output	P02	Serial data output Serial bus input/output		Input	Ⓕ- B
SI/SB1	Input/Output	P03	Serial data input Serial bus input/output		Input	Ⓜ- C
INT4	Input	P00	Edge detection vector interrupt input (both rising and falling edge detection are effective)		Input	ⓑ
INT0	Input	P10	Edge detection vector interrupt input (detection edge is selectable)	Clock synchronous	Input	ⓑ- C
INT1		P11		Asynchronous		
INT2	Input	P12	Edge detection vector interrupt input (rising edge is detected.)	Asynchronous	Input	ⓑ- C
KR0-KR3	Input/Output	P60-63	Parallel falling edge detection testable input		Input	Ⓕ- A
KR4-KR7	Input/Output	P70-73	Parallel falling edge detection testable input		Input	Ⓕ- A
$\overline{\text{MAR}}$	Input/Output	P100	In the MFT integration type A/D converter mode	Reference integration signal output	*2	M
$\overline{\text{MAI}}$	Input/Output	P101		Integration signal output		
$\overline{\text{MAZ}}$	Input/Output	P102		Auto zero signal output		
$\overline{\text{MAT}}$	Input/Output	P103		Comparator input		
PPO	Input/Output	P21	In the MFT timer mode	Timer pulse output	Input	E - B

\*1: Circles indicate Schmitt trigger inputs.

2: High level (with internal pull-up resistor) or high impedance

Remarks: MFT: Multi-function timer


(cont'd)


Pin Name	Input/Output	Also Served As	Function	When Reset	Input/Output Circuit TYPE*1	
AN0-AN3	Input	—	Pins only for A/D converter	Input	Y-A	
AN4-AN7		—			8-bit analog input	Y
AV <sub>REF+</sub>	Input	—		Reference voltage input (AV <sub>DD</sub> side)	—	Z-A
AV <sub>REF-</sub>	Input	—		Reference voltage input (AV <sub>SS</sub> side)	—	Z-A
AV <sub>DD</sub>	—	—		Positive power supply	—	—
AV <sub>SS</sub>	—	—		GND	—	—
X1, X2	Input	—		A crystal/ceramic resonator for the main system clock is connected across these pins. When using the external clock, the X1 pin inputs the external clock, and the X2 pin inputs the reverse phase of the external clock signal.	—	—
XT1, XT2	Input	—	A crystal resonator for the subsystem clock is connected across these pins. When using the external clock, the XT1 pin inputs the external clock, and the XT2 pin inputs the reverse phase of the external clock signal. The XT1 pin can be used as a 1-bit input(test) pin.	—	—	
RESET	Input	—	System reset input	—	ⓑ	
IC	—	—	Internally Connected. Should be connected directly to V <sub>DD</sub> .	—	—	
V <sub>DD</sub>	—	—	Positive power supply	—	—	
V <sub>SS</sub>	—	—	GND	—	—	


\*1: Circles indicate Schmitt trigger inputs.


3.3 PIN INPUT/OUTPUT CIRCUITS

The following shows a simplified input/output circuit diagram for each pin of the μPD75048.









### 3.4 SELECTION OF MASK OPTIONS

The following mask options are available:

Pin	Mask Option	
P40 - P43, P50 - P53, P100 - P103	① w/pull-up resistor (can be specified bitwise)	② w/o pull-up resistor (can be specified bitwise)
XT1, XT2	① w/feedback resistor (with subsystem clock used)	② w/o feedback resistor (without subsystem clock used)



3.5 PROCESSING OF UNUSED PINS

★

Pin	Recommended Condition
P00/INT4	Connect to V <sub>SS</sub>
P01/SCK	Connect to V <sub>SS</sub> or V <sub>DD</sub>
P02/SO/SB0	
P03/SI/SB1	
P10/INT0-P12/INT2	Connect to V <sub>SS</sub>
P13/TI0	
P20/PTO0	Input: Connect to V <sub>SS</sub> or V <sub>DD</sub> Output: Open
P21/PPO	
P22/PCL	
P23/BUZ	
P30-P33	
P40-P43	
P50-P53	
P60/KR0-P63/KR3	
P70/KR4-P73/KR7	
P80-P83	
P90-P93	
P100/MAR	
P101/MAI	
P102/MAZ	
P103/MAT	
P110/AN0-P113/AN3	
AN4-AN7	
AV <sub>REF+</sub>	Connect to V <sub>SS</sub>
AV <sub>REF-</sub>	
AV <sub>SS</sub>	
AV <sub>DD</sub>	Connect to V <sub>DD</sub>
XT1	Connect to V <sub>SS</sub> or V <sub>DD</sub>
XT2	Open
IC	Connect directly to V <sub>DD</sub>

#### 4. MEMORY CONFIGURATION

- Program memory (ROM)...8064 x 8 bits (0000H-1F7FH)
  - 0000H, 0001H: Vector table to which address from which program is started is written after reset
  - 0002H-000FH: Vector table to which address from which program is started is written after interrupt
  - 0020H-007FH: Table area referenced by GETI instruction
  
- Data memory
  - Data area
    - Static RAM....512 x 4 bits (000H-1FFH)
    - EEPROM....1024 x 4 bits (400H-7FFH)
  - Peripheral hardware area....128 x 4 bits (F80H-FFFH)




Fig. 4-1 Program Memory Map




Fig. 4-2 Data Memory Map

## 5. EEPROM

The  $\mu$ PD75048 contains the 1024-word x 4-bit EEPROM (Electrically Erasable PROM).

The EEPROM of the  $\mu$ PD75048 has the following characteristics.

- The EEPROM can retain its contents even if the power is turned off.
- In the same manner as the static RAM, data can be manipulated (auto-erase/write/read) in 4-bit or 8-bit units by using a memory manipulation instruction
- The contents of EEPROM are automatically erased or written by hardware, so that the overhead of the software is alleviated.
  - Write time .... 10 ms.
  - Number of write operation 100,000 times (guaranteed).
- Write operation can be controlled by interrupt.
  - When write operation is completed an interrupt occurs.
  - When overwrite is executed. (Write operation is executed during write operation)
- Whether or not the EEPROM is possible to be written can be checked by individually checking the write status flag.

## 6. PERIPHERAL HARDWARE FUNCTIONS

### 6.1 PORT

I/O ports are classified into the following three inds:

• CMOS input (PORT0, 1, 11)	:	12
• CMOS I/O (PORT2, 3, 6, 7, 8, 9)	:	24
• N-ch open-drain I/O (PORT4, 5, 10)	:	12
Total		48

**Table 6-1 Port Function**

Port (Symbol)	Function	Operation/Feature	Remarks
PORT0 PORT1	4-bit input	Can be read or tested regardless of the operation mode of the shared pin.	Also serves as the SO/SB0, SI/SB1, SCK, INT0 to 2, INT4, and TI0 pins
PORT3* PORT6	4-bit input/output	Can be specified for input/output in 1-bit units.	Port 6 can also serve as the KR0 to KR3 pins.
PORT2 PORT7		Can be specified for input/output in 4-bit units. Ports 6 and 7 can be paired to input/ output data in 8-bit units.	Port 2 can also serve as the PTO0, PPO, PCL, and BUZ pins. Also serves as the KR4 to KR7 pins.
PORT4* PORT5* PORT10*	4-bit input/output (N-ch open-drain, can sustain with 10V)	Can be specified for input/output in 4-bit units. Ports 4 and 5 can be paired to input/output data in 8-bit units.	Whether or not the internal pull-up resistor is provided can be specified for each bit by mask option. Port 10 can also serve as the $\overline{MAR}$ , $\overline{MAI}$ , $\overline{MAZ}$ , and $\overline{MAT}$ pins.
PORT8 PORT9	4-bit input/output	Can be specified for input/output in 4-bit units.	
PORT11	4-bit input	4-bit input-only port.	Port 11 can also serve as the AN0 to AN3 pins.


\*: Can directly drive LED.

**6.2 CLOCK GENERATOR CIRCUIT**

The operation of the clock generator circuit is determined by the processor clock control register (PCC) and system clock control register (SCC).

This circuit can generate two types of clocks: main system clock and subsystem clock. In addition, it can also change the instruction execution time.

- 0.95 μs, 1.91 μs, 15.3 μs (main system clock: 4.19 MHz)
- 122μs (subsystem clock: 32.768 kHz)




- Remarks1:**  $f_x$  = Main system clock frequency  
 2:  $f_{XT}$  = Subsystem clock frequency  
 3:  $\Phi$  = CPU clock  
 4: PCC: Processor clock control register  
 5: SCC: System clock control register  
 6: \* indicates instruction execution.  
 7: One clock cycle ( $t_{CY}$ ) of  $\Phi$  is one machine cycle of an instruction. For  $t_{CY}$ , refer to AC characteristics in 11. ELECTRICAL SPECIFICATIONS.

**Fig. 6-1 Clock Generator Block Diagram**

**6.3 CLOCK OUTPUT CIRCUIT**

The clock output circuit outputs clock pulse from the P22/PCL pin. This clock pulse is used for supplying clock pulses to the remote control output, peripheral LSIs, etc.

- Clock output (PCL):  $\Phi$ , 524 kHz, 65.5 kHz (at 4.19 MHz)



**Fig. 6-2 Clock Output Circuit Configuration**


*Remarks:* A measures to prevent outputting narrow width pulse when selecting clock output enable/disable is taken.



**6.4 BASIC INTERVAL TIMER**

The basic interval timer has these functions:

- Interval timer operation which generates a reference time interrupt
- Watchdog timer application which detects a program runaway
- Selects the wait time for releasing the standby mode and counts the wait time
- Reads out the count value




Remarks : \*: Instruction execution

**Fig. 6-3 Basic Interval Timer Configuration**

6.5 WATCH TIMER

The μPD75048 has a built-in 1-ch watch timer. The clock timer has the following functions.

- Sets the test flag (IRQW) with 0.5sec interval.  
The standby mode can be released by IRQW.
- 0.5 second interval can be generated either from the main system clock or subsystem clock.
- Time interval can be advanced to 128 times faster (3.91 ms) by setting the fast mode. This is convenient for program debugging, test, etc.
- Arbitrary frequency (2.048kHz/4.096kHz/32.768kHz) can be output to the P23/BUZ pin. This can be used for beep and system clock frequency trimming.
- The frequency divider circuit can be cleared so that zero second clock start is possible.




( ) is for  $f_x = 4.194304$  MHz,  $f_{XT} = 32.768$  KHz.

Fig. 6-4 Clock Timer Block Diagram

## 6.6 TIMER/EVENT COUNTER

The  $\mu$ PD75048 has a built-in 1-ch timer/event counter. The timer/event counter has the following functions.

- Programmable interval timer operation
- Outputs square-wave signal of an arbitrary frequency to the PTO0 pin.
- Event counter operation
- Divides the TI0 pin input in N and outputs to the PTO0 pin (frequency divider operation).
- Supplies serial shift clock to the serial interface circuit.
- Count condition read out function



\*:Instruction execution

Fig. 6-5 Timer/Event Counter Block Diagram

## 6.7 SERIAL INTERFACE

The  $\mu$ PD75048 is equipped with an 8-bit clocked serial interface that operates in the following four modes:

- Operation stop mode
- Three-line serial I/O mode
- Two-line serial I/O mode
- SBI mode (serial bus interface mode)




Fig. 6-6 Serial Interface Block Diagram

6.8 A/D CONVERTER

The μPD75048 has an 8-bit precision successive approximation A/D converter with 8 analog input channels (AN0 to AN7).




Fig. 6-7 A/D Converter Block Diagram

## 6.9 MULTI-FUNCTION TIMER (MFT)

The  $\mu$ PD75048 contains 1 channel of multi-function timer (MFT).

The MFT has the following four modes and functions:

- 8-bit timer mode
  - Functions as programmable interval timer
  - Outputs square waves of arbitrary frequency to the PPO pin
- PWM mode
  - Outputs 6/7/8-bit precision PWM signal to the PPO pin
- 16-bit free running timer mode
  - Functions as interval timer which generates an interrupt with specified interval
  - Can be used as one-shot timer
- Integration type A/D converter mode
  - Outputs 16-bit integration type A/D converter control signal
  - 13/14/15/16-bit precision selectable







Fig. 6-8 Multi-Function Timer Block Diagram

**6.10 BIT SEQUENTIAL BUFFER .... 16 BITS**

The bit sequential buffer is a data memory specifically provided for bit manipulation. With this buffer, addresses and bit specifications can be sequentially up-dated in bit manipulation operation. Therefore, this buffer is very useful for processing long data in bit units.



*Remarks:* For the pmem.@L addressing, the specification bit is shifted according to the L register.

**Fig. 6-9 Bit Sequential Buffer Format**

**7. INTERRUPT FUNCTIONS**

The μPD75048 has 9 different interrupt sources. In addition to that, multiple interrupt by software control is also possible.

The μPD75048 is also provided with two types of test sources, of which INT2 was two types of edge detection testable inputs.

The interrupt control circuit of the μPD75048 has these functions:

- Hardware controlled vector interrupt function which can control whether or not to accept an interrupt by using the interrupt flag (IE<sub>xxx</sub>) and interrupt master enable flag (IME).
- The interrupt start address can be arbitrarily set.
- Interrupt request flag (IRQ<sub>xxx</sub>) test function (an interrupt generation can be confirmed by means of software).
- Standby mode release (Interrupts to be released can be selected by the interrupt enable flag).




Fig. 7-1 Interrupt Control Circuit Block Diagram

### 8. STANDBY FUNCTIONS

The μPD75048 has two different standby modes (STOP mode and HALT mode) to reduce the power consumption while waiting for program execution.

**Table 8-1 Each Status in Standby Mode**

		STOP Mode	HALT Mode
Setting Instruction		STOP instruction	HALT Instruction
System Clock for Setting		Can be set only when operating on the main system clock	Can be set either with the main system clock or the subsystem clock
Operation Status	Clock Generator	Only the main system clock stops its operation	Only the CPU clock $\Phi$ stops its operation (oscillation continues)
	Basic Interval Timer	No operation	Operates only when main system clock oscillates (Sets IRQBT at reference time interval)
	Serial Interface	Can operate only when the external SCK input is selected for the serial clock	Operates only when external SCK input is selected as serial clock, or when main system clock oscillates
	Timer/Event Counter	Can operate only when the T10 pin input is selected for the count clock	Operates only when T10 pin input is selected as count clock, or when main system clock oscillates
	Watch Timer	Can operate when f <sub>XT</sub> is selected as the count clock	Can operate
	A/D Convertor	No operation	Can operate *
	Multi Function Timer	No operation	Can operate *
	EEPROM	No operation	Can operate *
	External Interrupt	INT1, INT2, and INT4 can operate. Only INT0 can not operate.	
	CPU	No operation	
Release Signal		An interrupt request signal from a hardware whose operation is enabled by the interrupt enable flag or the RESET input.	An interrupt request signal from a hardware whose operation is enabled by the interrupt enable flag or the RESET input.

\*: Operation is possible only when the main system clock is operating.

9. RESET FUNCTION

When the  $\overline{\text{RESET}}$  signal is input, the μPD75048 is reset and each hardware is initialized as indicated in Table 9-1. Fig. 9-1 shows the reset operation timing.




Fig. 9-1 Reset Operation by  $\overline{\text{RESET}}$  Input

Table 9-1 Status of Each Hardware after Reset (1/2)

Hardware		$\overline{\text{RESET}}$ Input in Standby Mode	$\overline{\text{RESET}}$ Input During Operation
Program Counter (PC)		The contents of the lower 5 bits of address 0000H of the program memory are set to PC12-8, and the contents of address 0001H are set to PC7-0.	The contents of the lower 5 bits of address 0000H of the program memory are set to PC12-8, and the contents of address 0001H are set to PC7-0.
PSW	Carry Flag (CY)	Retained	Undefined
	Skip Flag (SK0-2)	0	0
	Interrupt Status Flag (IST0)	0	0
	Bank Enable Flag (MBE)	The contents of bit 7 of address 0000H of the program memory is set to MBE.	The contents of bit 7 of address 0000H of the program memory is set to MBE.
Stack Pointer (SP)		Undefined	Undefined
Data Memory (RAM)		Retained *	Undefined
Data Memory (EEPROM)	EEPROM	Contents of address being written is undefined.	Contents of address being written is undefined.
	EEPROM Write Control Register	0	0
General-Purpose Register (X, A, H, L, D, E, B, C)		Retained	Undefined
Bank Selection Register (MBS)		0	0
Basic Interval Timer	Counter (BT)	Undefined	Undefined
	Mode Register (BTM)	0	0
Timer/Event Counter	Counter (T0)	0	0
	Modulo Register (TMOD0)	FFH	FFH
	Mode Register (TM0)	0	0
	TOE0, TOUT F/F	0, 0	0, 0
Watch Timer	Mode Register (WM)	0	0

\*: The data at the addresses 0F8H-0FDH of data memory is undefined by  $\overline{\text{RESET}}$  input.

Table 9-1 Status of Each Hardware after Reset (2/2)

Hardware		RESET Input in Standby Mode	RESET Input During Operation
Serial Interface	Shift Register (SIO)	Retained	Undefined
	Operation Mode Register (CSIM)	0	0
	SBI Control Register (SBIC)	0	0
	Slave Address Register (SVA)	Retained	Undefined
Clock Generator, Clock Output Circuit	Processor Clock Control Register (PCC)	0	0
	System Clock Control Register (SCC)	0	0
	Clock Output Mode Register (CLOM)	0	0
★ Interrupt Function	Interrupt request flag (IRQxxx)	IRQ1, IRQ2, IRQ4	Undefined
		Other than above	0
	Interrupt Enable Flag (IExxx)	0	0
	Interrupt Master Enable Flag (IME)	0	0
	INT0, INT1, INT2 Mode Registers (IM0, IM1, IM2)	0, 0, 0	0, 0, 0
Digital Port	Output Buffer	Off	Off
	Output Latch	Clear (0)	Clear (0)
	Input/Output Mode Register (PMGA, PMGB, PMGC)	0	0
	Pull-up Resistor Specification Register (POGA, POGB)	0	0
	Pull-down Resistor Specification Register (PDGB)	0	0
Multi-Function Timer	Counter (MFTL)	FFH	FFH
	Counter (MFTH)	0	0
	Mode Register (MFTM)	0	0
	Control Register (MFTC)	0	0
A/D Converter	Mode Register (ADM)	04H	04H
	SA Register (SA)	Retained	Undefined
Bit sequential buffer (BSB0-3)		Retained	Undefined

10. INSTRUCTION SET

(1) Operand representation and description

Describe one or more operands in the operand field of each instruction according to the operand representation and description methods of the instruction (for details, refer to RA75X Assembler Package User's Manual - Language (EEU-730). With some instructions, only one operand should be selected from several operands. The uppercase characters, +, and - are keywords and must be described as is.

Describe an appropriate numeric value or label as immediate data.

The symbols of the register flags can be described in the places of mem, fmem, pmem, and bit.

(For details, refer to μPD75048 User's Manual (IEU-704). However, fmem and pmem restricts the label that can be described.

Representation	Description
reg reg1	X, A, B, C, D, E, H, L X, B, C, D, E, H, L
rp rp1 rp2	XA, BC, DE, HL BC, DE, HL BC, DE
rpa rpa1	HL, DE, DL DE, DL
n4 n8	4-bit immediate data or label 8-bit immediate data or label
mem* bit	8-bit immediate data or label 2-bit immediate data or label
fmem pmem	FB0H to FBFH, FF0H to FFFH immediate data or label FC0H to FFFH immediate data or label
addr caddr faddr	0000H to 1F7FH immediate data or label 12-bit immediate data or label 11-bit immediate data or label
taddr	20H to 7FH immediate data (where bit0=0) or label
PORTn IExxx MBn	PORT0 to PORT11 IEBT, IECSI, IET0, IE0, IE1, IE2, IE4, IEW, IEMFT, IEEE, IEOW MB0, MB1, MB4, MB5, MB6, MB7, MB15

\*: Only even addresses can be described as mem for 8-bit data processing.

## (2) Legend of operation field

A	: A register; 4-bit accumulator
B	: B register; 4-bit accumulator
C	: C register; 4-bit accumulator
D	: D register; 4-bit accumulator
E	: E register; 4-bit accumulator
H	: H register; 4-bit accumulator
L	: L register; 4-bit accumulator
X	: X register; 4-bit accumulator
XA	: Register pair (XA); 8-bit accumulator
BC	: Register pair (BC); 8-bit accumulator
DE	: Register pair (DE); 8-bit accumulator
HL	: Register pair (HL); 8-bit accumulator
PC	: Program counter
SP	: Stack pointer
CY	: Carry flag; or bit accumulator
PSW	: Program status word
MBE	: Memory bank enable flag
PORT <sub>n</sub>	: Port n (n = 0 to 11)
IME	: Interrupt master enable flag
IE <sub>xxx</sub>	: Interrupt enable flag
MBS	: Memory bank selector register
PCC	: Processor clock control register
·	: Delimiter of address and bit
(xx)	: Contents addressed by xx
xxH	: Hexadecimal data



(3) Symbols in addressing area field

*1	MB = MBE · MBS (MBS = 0, 1, 15)	Data memory addressing
*2	MB = 0	
*3	MBE = 0 : MB = 0 (00H-7FH) MB = 15 (80H-FFH) MBE = 1 : MB = MBS (MBS = 0, 1, 15)	
*4	MB = 15, fmem = FB0H-FBFH, FF0H-FFFH	Program memory addressing
*5	MB = 15, pmem = FC0H-FFFH	
*6	addr = 0000H-1F7FH	
*7	addr = (Current PC) - 15 to (Current PC) - 1 (Current PC) + 2 to (Current PC) + 16	
*8	caddr = 0000H-0FFFH (PC <sub>12</sub> = 0) or 1000H-1F7FH (PC <sub>12</sub> = 1)	
*9	faddr = 0000H-07FFH	Data memory addressing
*10	taddr = 0020H-007FH	
*11	MB = MBE · MBS (MBS = 0, 1, 4, 5, 6, 7, 15)	
*12	MBE = 0: MB = 0 (00H-7FH) MB = 15 (80H-FFH) MBE = 1: MB = MBS (MBS = 0, 1, 4, 5, 6, 7, 15)	

- Remarks**
- 1: MB indicates memory bank that can be accessed.
  - 2: In \*2, MB = 0 regardless of MBE and MBS.
  - 3: In \*4 and \*5, MB = 15 regardless of MBE and MBS.
  - 4: \*6 to \*10 indicate areas that can be addressed.
  - 5: When MBS is 4, 5, 6 or 7, addressing area is in the EEPROM area.

(4) Machine cycle field

In this field, S indicates the number of machine cycles required when an instruction having a skip function skips. The value of S varies as follows:

- When no instruction is skipped ..... S = 0
- When 1-byte or 2-byte instruction is skipped ..... S = 1
- When 3-byte instruction (BR !addr or CALL !addr) is skipped ..... S = 2

**Note**: The GETI instruction is skipped in one machine cycle.

One machine cycle equals to one cycle of the CPU clock  $\Phi$ , (=t<sub>cy</sub>), and can be changed in three steps depending on the setting of the processor clock control register (PCC).

Instruc-tions	Mne-monics	Operand	Bytes	Ma-chine Cycles	Operation	Ad-dress-ing Area	Skip Conditions
Transfer	MOV	A, #n4	1	1	$A \leftarrow n4$		String effect A
		reg1, #n4	2	2	$reg1 \leftarrow n4$		
		XA, #n8	2	2	$XA \leftarrow n8$		String effect A
		HL, #n8	2	2	$HL \leftarrow n8$		String effect B
		rp2, #n8	2	2	$rp2 \leftarrow n8$		
		A, @HL	1	1	$A \leftarrow (HL)$	*11	
		A, @rpa1	1	1	$A \leftarrow (rpa1)$	*2	
		XA, @HL	2	2	$XA \leftarrow (HL)$	*11	
		@HL, A	1	1	$(HL) \leftarrow A$	*11	
		@HL, XA	2	2	$(HL) \leftarrow XA$	*11	
		A, mem	2	2	$A \leftarrow (mem)$	*12	
		XA, mem	2	2	$XA \leftarrow (mem)$	*12	
		mem, A	2	2	$(mem) \leftarrow A$	*12	
		mem, XA	2	2	$(mem) \leftarrow XA$	*12	
		A, reg	2	2	$A \leftarrow reg$		
		XA, rp	2	2	$XA \leftarrow rp$		
		reg1, A	2	2	$reg1 \leftarrow A$		
	rp1, XA	2	2	$rp1 \leftarrow XA$			
	XCH	A, @HL	1	1	$A \leftrightarrow (HL)$	*11	
		A, @rpa1	1	1	$A \leftrightarrow (rpa1)$	*2	
		XA, @HL	2	2	$XA \leftrightarrow (HL)$	*11	
		A, mem	2	2	$A \leftrightarrow (mem)$	*12	
		XA, mem	2	2	$XA \leftrightarrow (mem)$	*12	
A, reg1		1	1	$A \leftrightarrow reg1$			
Table Reference	MOV <sub>T</sub>	XA, @PCDE	1	3	$XA \leftarrow (PC_{12-8}+DE)_{ROM}$		
		XA, @PCXA	1	3	$XA \leftarrow (PC_{12-8}+XA)_{ROM}$		
Arith-metic Opera-tion	ADDS	A, #n4	1	1+S	$A \leftarrow A+n4$		carry
		A, @HL	1	1+S	$A \leftarrow A+(HL)$	*11	carry
	ADDC	A, @HL	1	1	$A, CY \leftarrow A+(HL)+CY$	*11	
	SUBS	A, @HL	1	1+S	$A \leftarrow A-(HL)$	*11	borrow
	SUBC	A, @HL	1	1	$A, CY \leftarrow A-(HL)-CY$	*11	
	AND	A, #n4	2	2	$A \leftarrow A \wedge n4$		
		A, @HL	1	1	$A \leftarrow A \wedge (HL)$	*11	
	OR	A, #n4	2	2	$A \leftarrow A \vee n4$		
		A, @HL	1	1	$A \leftarrow A \vee (HL)$	*11	
	XOR	A, #n4	2	2	$A \leftarrow A \vee n4$		
A, @HL		1	1	$A \leftarrow A \vee (HL)$	*11		
Accumu-lator	RORC	A	1	1	$CY \leftarrow A_0, A_3 \leftarrow CY, A_{n-1} \leftarrow A_n$		
Manipu-lation	NOT	A	2	2	$A \leftarrow \bar{A}$		

Instruc-tions	Mne-monics	Operand	Bytes	Ma-chine Cyc-les	Operation	Ad-dress-ing Area	Skip Conditions
Incre-ment/ Decre-ment	INCS	reg	1	1+S	$reg \leftarrow reg+1$		reg = 0
		@HL	2	2+S	$(HL) \leftarrow (HL)+1$	*11	(HL) = 0
		mem	2	2+S	$(mem) \leftarrow (mem)+1$	*12	(mem) = 0
	DECS	reg	1	1+S	$reg \leftarrow reg-1$		reg = FH
Compare	SKE	reg, #n4	2	2+S	Skip if reg = n4		reg = n4
		@HL, #n4	2	2+S	Skip if (HL) = n4	*11	(HL) = n4
		A, @HL	1	1+S	Skip if A = (HL)	*11	A = (HL)
		A, reg	2	2+S	Skip if A = reg		A = reg
Carry flag	SET1	CY	1	1	$CY \leftarrow 1$		
	CLR1	CY	1	1	$CY \leftarrow 0$		
Manipu-lation	SKT	CY	1	1+S	Skip if CY = 1		CY = 1
	NOT1	CY	1	1	$CY \leftarrow \overline{CY}$		
Memory/ Bit Manipu-lation	SET1	mem.bit	2	2	$(mem.bit) \leftarrow 1$	*3	
		fmem.bit	2	2	$(fmem.bit) \leftarrow 1$	*4	
		pmem.@L	2	2	$(pmem_{7-2} + L_{3-2}.bit(L_{1-0})) \leftarrow 1$	*5	
		@H+mem.bit	2	2	$(H + mem_{3-0}.bit) \leftarrow 1$	*1	
	CLR1	mem.bit	2	2	$(mem.bit) \leftarrow 0$	*3	
		fmem.bit	2	2	$(fmem.bit) \leftarrow 0$	*4	
		pmem.@L	2	2	$(pmem_{7-2} + L_{3-2}.bit(L_{1-0})) \leftarrow 0$	*5	
		@H+mem.bit	2	2	$(H+mem_{3-0}.bit) \leftarrow 0$	*1	
	SKT	mem.bit	2	2+S	Skip if(mem.bit) = 1	*3	(mem.bit) = 1
		fmem.bit	2	2+S	Skip if(fmem.bit) = 1	*4	(fmem.bit) = 1
		pmem.@L	2	2+S	Skip if(pmем7-2+L3-2.bit (L1-0)) = 1	*5	(pmem.@L) = 1
		@H+mem.bit	2	2+S	Skip if(H + mem3-0.bit) = 1	*1	(@H+mem.bit) = 1
	SKF	mem.bit	2	2+S	Skip if(mem.bit) = 0	*3	(mem.bit) = 0
		fmem.bit	2	2+S	Skip if(fmem.bit) = 0	*4	(fmem.bit) = 0
		pmem.@L	2	2+S	Skip if(pmем7-2+L3-2.bit (L1-0)) = 0	*5	(pmem.@L) = 0
		@H+mem.bit	2	2+S	Skip if (H + mem3-0.bit) = 0	*1	(@H+mem.bit) = 0
	SKTCLR	fmem.bit	2	2+S	Skip if(fmem.bit) = 1 and clear	*4	(fmem.bit) = 1
		pmem.@L	2	2+S	Skip if(pmем7-2+L3-2.bit (L1-0)) = 1 and clear	*5	(pmem.@L) = 1
		@H+mem.bit	2	2+S	Skip if (H+mem3-0.bit) = 1 and clear	*1	(@H+mem.bit) = 1
	AND1	CY,fmem.bit	2	2	$CY \leftarrow CY \wedge (fmem.bit)$	*4	
		CY,pmem.@L	2	2	$CY \leftarrow CY \wedge (pmем7-2+L3-2.bit(L1-0))$	*5	
		CY,@H+mem.bit	2	2	$CY \leftarrow CY \wedge (H+mem_{3-0}.bit)$	*1	
	OR1	CY,fmem.bit	2	2	$CY \leftarrow CY \vee (fmem.bit)$	*4	
		CY,pmem.@L	2	2	$CY \leftarrow CY \vee (pmем7-2+L3-2.bit (L1-0))$	*5	
CY,@H+mem.bit		2	2	$CY \leftarrow CY \vee (H+mem_{3-0}.bit)$	*1		
XOR1	CY,fmem.bit	2	2	$CY \leftarrow CY \oplus (fmem.bit)$	*4		
	CY,pmem.@L	2	2	$CY \leftarrow CY \oplus (pmем7-2+L3-2.bit (L1-0))$	*5		
	CY,@H+mem.bit	2	2	$CY \leftarrow CY \oplus (H+mem_{3-0}.bit)$	*1		

Instructions	Mne-monics	Operand	Bytes	Ma-chine Cycles	Operation	Ad-dress-ing Area	Skip Conditions
Branch	BR	addr	—	—	PC <sub>12-0</sub> ← addr (The most suitable instruction is selectable from among BR !addr, BRCB !caddr, and BR \$addr depending on the assembler.)	*6	
		!addr	3	3	PC <sub>12-0</sub> ← addr	*6	
		\$addr	1	2	PC <sub>12-0</sub> ← addr	*7	
	BRCB	!caddr	2	2	PC <sub>12-0</sub> ← PC <sub>12</sub> + caddr <sub>11-0</sub>	*8	
Subrou-tine/ Stack Control	CALL	!addr	3	3	(SP-4)(SP-1)(SP-2) ← PC <sub>11-0</sub> (SP-3) ← MBE,0, 0, PC <sub>12</sub> PC <sub>12-0</sub> ← addr,SP ← SP-4	*6	
	CALLF	!faddr	2	2	(SP-4)(SP-1)(SP-2) ← PC <sub>11-0</sub> (SP-3) ← MBE,0, 0, PC <sub>12</sub> PC <sub>12-0</sub> ← 00,faddr,SP ← SP-4	*9	
	RET		1	3	MBE,x,x,PC <sub>12</sub> ← (SP+1) PC <sub>11-0</sub> ← (SP)(SP+3)(SP+2) SP ← SP+4		
	RETS		1	3+S	MBE,x,x,PC <sub>12</sub> ← (SP+1) PC <sub>11-0</sub> ← (SP)(SP+3)(SP+2) SP ← SP+4, then skip unconditionally		Unconditional
	RETI		1	3	MBE,x,x,PC <sub>12</sub> ← (SP+1) PC <sub>11-0</sub> ← (SP)(SP+3)(SP+2) PSW ← (SP+4)(SP+5), SP ← SP+6		
	PUSH	rp	1	1	(SP-1)(SP-2) ← rp, SP ← SP-2		
		BS	2	2	(SP-1) ← MBS,(SP-2) ← 0,SP ← SP-2		
	POP	rp	1	1	rp ← (SP+1)(SP),SP ← SP+2		
BS		2	2	MBS ← (SP+1),SP ← SP+2			
Inter-rupt Control	EI		2	2	IME ← 1		
		!Exxx	2	2	!Exxx ← 1		
	DI		2	2	IME ← 0		
		!Exxx	2	2	!Exxx ← 0		
I/O	IN	A,PORT <sub>n</sub>	2	2	A ← PORT <sub>n</sub> (n = 0-11)		
		XA,PORT <sub>n</sub>	2	2	XA ← PORT <sub>n+1</sub> ,PORT <sub>n</sub> (n = 4, 6)		
	OUT	PORT <sub>n</sub> ,A	2	2	PORT <sub>n</sub> ← A (n = 2-10)		
		PORT <sub>n</sub> ,XA	2	2	PORT <sub>n+1</sub> ,PORT <sub>n</sub> ← XA (n = 4, 6)		
CPU Control	HALT		2	2	Set HALT Mode(PCC.2 ← 1)		
	STOP		2	2	Set STOP Mode (PCC.3 ← 1)		
	NOP		1	1	No Operation		
Special	SEL	MB <sub>n</sub>	2	2	MBS ← n(n=0, 1, 4, 5, 6, 7, 15)		
	GETI	taddr	1	3	· Where TBR instruction, PC <sub>12-0</sub> ← (taddr) <sub>4-0</sub> +(taddr+1) · Where TCALL instruction, (SP-4)(SP-1)(SP-2) ← PC <sub>11-0</sub> (SP-3) ← MBE, 0, 0, PC <sub>12</sub> PC <sub>12-0</sub> ← (taddr) <sub>4-0</sub> +(taddr+1) SP ← SP-4 · Except for TBR and TCALL instructions, Instruction execution of (taddr)(taddr+1)	*10	Depends on referenced instruction

Note : When executing the IN/OUT instruction, MBE = 0, or MBE = 1, and MBS = 15.

★ Remarks : TBR and TCALL instructions are assembler pseudo-instructions for the table definition of GETI instruction.

11. ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = 25°C)

Parameter	Symbol	Conditions		Ratings	Unit
Supply Voltage	V <sub>DD</sub>			-0.3 to +7.0	V
Input Voltage	V <sub>I1</sub>	Other than ports 4, 5, 10		-0.3 to V <sub>DD</sub> +0.3	V
		Ports 4, 5, 10	w/pull-up resistor	-0.3 to V <sub>DD</sub> +0.3	V
	Open drain		-0.3 to +11	V	
Output Voltage	V <sub>O</sub>			-0.3 to V <sub>DD</sub> +0.3	V
High-Level Output Current	I <sub>OH</sub>	1 pin		-10	mA
		All pins		-30	mA
Low-Level Output Current	I <sub>OL</sub> *	Ports 0, 3, 4, 5 1 pin	Peak	30	mA
			rms	15	mA
		Other than ports 0, 3, 4, 5 1 pin	Peak	20	mA
			rms	5	mA
		Total of ports 0, 3 - 9, 11	Peak	170	mA
			rms	120	mA
		Total of ports 0, 2, 10	Peak	30	mA
			rms	20	mA
Operating Temperature	T <sub>opt</sub>			-10 to +70	°C
Storage Temperature	T <sub>stg</sub>			-65 to +150	°C

\*: rms = Peak value × √Duty

**Note:** Even if one of the parameters exceeds its absolute maximum rating even momentarily, the quality of the product may be degraded. The absolute maximum rating therefore specifies the upper or lower limit of the value at which the product can be used without physical damages. Be sure not to exceed or fall below this value when using the product. ★

EEPROM RATINGS (T<sub>a</sub> = -10 to +70°C, V<sub>DD</sub> = 2.7 to 6.0 V)




Parameter	Symbol	Conditions	μ	
Write Times	—		100,000	times
Data Retention Time	—		10	years

CAPACITANCE (T<sub>a</sub> = 25°C, V<sub>DD</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input Capacitance	C <sub>I</sub>	f = 1 MHz			15	pF
Output Capacitance	C <sub>O</sub>	Pins other than those measured are at 0 V			15	pF
Input/Output	C <sub>IO</sub>				15	pF

**MAIN SYSTEM CLOCK OSCILLATOR CIRCUIT CHARACTERISTICS**

( $T_a = -10$  to  $+70^\circ\text{C}$ ,  $V_{DD} = 2.7$  to  $6.0$  V)

Oscillator	Recommended Constants	Item	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic		Oscillation frequency( $f_x$ )* <sup>1</sup>	$V_{DD} = \text{oscillation voltage range}$	2.0		$5.0^{*3}$	MHz
		Oscillation stabilization time* <sup>2</sup>	After $V_{DD}$ come to MIN. value of oscillation voltage range			4	ms
Crystal		Oscillation frequency ( $f_x$ )* <sup>1</sup>		2.0	4.19	$5.0^{*3}$	MHz
		Oscillation stabilization time* <sup>2</sup>	$V_{DD} = 4.5$ to $6.0$ V			10	ms
External Clock		X1 input frequency ( $f_x$ )* <sup>1</sup>		2.0		$5.0^{*3}$	MHz
		X1 input high-, low-level widths ( $t_{XH}$ , $t_{XL}$ )		100		250	ns

\*1: Only to express the characteristics of the oscillator circuit. For instruction execution time, refer to AC Characteristics.

2: Time required for oscillation to stabilize after  $V_{DD}$  has reached the minimum value of the oscillation voltage range or the STOP mode has been released.



3: When the oscillation frequency is  $4.19 \text{ MHz} < f_x \leq 5.0 \text{ MHz}$ , do not select PCC = 0011 as the instruction execution time: otherwise, one machine cycle is set to less than  $0.95 \mu\text{s}$ , falling short of the rated minimum value of  $0.95 \mu\text{s}$ .

★ **Note:** When using the oscillation circuit of the main system clock, wire the portion enclosed in dotted line in the figures as follows to avoid adverse influences on the wiring capacity:

- Keep the wiring length as short as possible.
- Do not cross the wiring over the other signal lines.
- Do not route the wiring in the vicinity of lines through which a high alternating current flows.
- Always keep the ground point of the capacitor of the oscillator circuit at the same potential as  $V_{DD}$ . Do not connect the ground pattern through which a high current flows.
- Do not extract signals from the oscillation circuit.

**SUBSYSTEM CLOCK OSCILLATOR CIRCUIT CHARACTERISTICS**

( $T_a = -10$  to  $+70^\circ\text{C}$ ,  $V_{DD} = 2.7$  to  $6.0$  V)

Oscillator	Recommended Constants	Item	Conditions	MIN.	TYP.	MAX.	Unit
Crystal		Oscillation frequency ( $f_{XT}$ )*1		32	32.768	35	kHz
		Oscillation stabilization time*2	$V_{DD} = 4.5$ to $6.0$ V		1.0	2	ms
							10
External Clock		XT1 input frequency ( $f_{XT}$ )*1		32		100	kHz
		XT1 input high-, low-level widths ( $t_{XTH}$ , $t_{XTL}$ )		5		15	μs

\*1: Indicates only the characteristics of the oscillator circuit. For instruction execution time, refer to AC Characteristics.

2: Time required for oscillation to stabilize after  $V_{DD}$  has reached the minimum value of the oscillation voltage range.

**Note:** When using the oscillation circuit of the subsystem clock, wire the portion enclosed in dotted line in the figures as follows to avoid adverse influences on the wiring capacity: ★

- Keep the wiring length as short as possible.
- Do not cross the wiring over the other signal lines.
- Do not route the wiring in the vicinity of lines through which a high alternating current flows.
- Always keep the ground point of the capacitor of the oscillator circuit at the same potential as  $V_{DD}$ . Do not connect the ground pattern through which a high current flows.
- Do not extract signals from the oscillation circuit.

The amplification factor of the subsystem clock oscillation circuit is designed to be low to reduce the current dissipation and therefore, the subsystem clock oscillation circuit is influenced by noise more easily than the main system clock oscillation circuit. When using the subsystem clock, therefore, exercise utmost care in wiring the circuit.

DC CHARACTERISTICS (T<sub>a</sub> = -10 to +70°C, V<sub>DD</sub> = 2.7 to 6.0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
High-Level Input Voltage	V <sub>IH1</sub>	Ports 2,3,8,9,11	0.7V <sub>DD</sub>		V <sub>DD</sub>	V	
	V <sub>IH2</sub>	Ports 0,1,6,7, $\overline{\text{RESET}}$	0.8V <sub>DD</sub>		V <sub>DD</sub>	V	
	V <sub>IH3</sub>	Ports 4,5,10	w/pull-up resistor	0.7V <sub>DD</sub>		V <sub>DD</sub>	V
			Open-drain	0.7V <sub>DD</sub>		10	V
V <sub>IH4</sub>	X1, X2, XT1, XT2	V <sub>DD</sub> -0.5		V <sub>DD</sub>	V		
Low-level Input Voltage	V <sub>IL1</sub>	Ports 2-5, 8-11	0		0.3V <sub>DD</sub>	V	
	V <sub>IL2</sub>	Ports 0, 1, 6, 7, $\overline{\text{RESET}}$	0		0.2V <sub>DD</sub>	V	
	V <sub>IL3</sub>	X1, X2, XT1, XT2	0		0.4	V	
High-Level Output Voltage	V <sub>OH</sub>	V <sub>DD</sub> = 4.5 to 6.0V, I <sub>OH</sub> = -1 mA	V <sub>DD</sub> -1.0			V	
		I <sub>OH</sub> = -100 μA	V <sub>DD</sub> -0.5			V	
Low-Level Output Voltage	V <sub>OL</sub>	Ports 3,4,5	V <sub>DD</sub> = 4.5 to 6.0V, I <sub>OL</sub> = 15mA	0.4	2.0	V	
		V <sub>DD</sub> = 4.5 to 6.0V, I <sub>OL</sub> = 1.6 mA			0.4	V	
		I <sub>OL</sub> = 400 μA			0.5	V	
		SB0, 1	Open-drain pull-up resistor ≥ 1 kΩ		0.2V <sub>DD</sub>	V	
High-Level Input Leakage Current	I <sub>LIH1</sub>	V <sub>I</sub> = V <sub>DD</sub>	Other than below		3	μA	
	I <sub>LIH2</sub>		X1,X2,XT1		20	μA	
	I <sub>LIH3</sub>	V <sub>I</sub> = 9V	Ports 4,5,10 (open-drain)		20	μA	
Low-Level Input Leakage Current	I <sub>LIL1</sub>	V <sub>I</sub> = 0V	Other than below		-3	μA	
	I <sub>LIL2</sub>		X1,X2,XT1		-20	μA	
High-Level Output Leakage Current	I <sub>LOH1</sub>	V <sub>O</sub> = V <sub>DD</sub>	Other than below		3	μA	
	I <sub>LOH2</sub>	V <sub>O</sub> = 9V	Ports 4,5,10 (open-drain)		20	μA	
Low-Level Output Leakage Current	I <sub>LOL</sub>	V <sub>O</sub> = 0V			-3	μA	
Internal Pull-Up Resistor	R <sub>U1</sub>	Ports 0,1,2,3,6,7,8 (except P00) V <sub>I</sub> = 0V	V <sub>DD</sub> = 5.0V±10%	15	40	80	kΩ
			V <sub>DD</sub> = 3.0V±10%	30		300	kΩ
	R <sub>U2</sub>	Ports 4,5,10 V <sub>O</sub> = V <sub>DD</sub> -2.0 V	V <sub>DD</sub> = 5.0V±10%	15	40	70	kΩ
			V <sub>DD</sub> = 3.0V±10%	10		60	kΩ
Internal Pull-Down Resistor	R <sub>D</sub>	Port 9 V <sub>IN</sub> = V <sub>DD</sub>	V <sub>DD</sub> = 5.0V±10%	15	40	70	kΩ
			V <sub>DD</sub> = 3.0V±10%	10		60	kΩ



Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit	
Supply Current *1	I <sub>DD1</sub>	4.19MHz crystal oscillator	V <sub>DD</sub> = 5V±10%*2			3.5	10	mA
			V <sub>DD</sub> = 3V±10%*3			0.65	1.8	mA
	I <sub>DD2</sub>	C1 = C2 = 22pF	HALT mode	V <sub>DD</sub> = 5V±10%		800	2400	μA
				V <sub>DD</sub> = 3V±10%		350	1000	μA
	I <sub>DD3</sub>	32.768kHz*4 crystal oscillator	Operation mode	V <sub>DD</sub> = 3V±10%		70	210	μA
	I <sub>DD4</sub>		HALT mode	V <sub>DD</sub> = 3V±10%		20	60	μA
	I <sub>DD5</sub>	XT1 = 0V STOP mode	V <sub>DD</sub> = 5V±10%			0.5	20	μA
			V <sub>DD</sub> = 3V±10%			0.3	10	μA
T <sub>a</sub> = 25°C					5	μA		
I <sub>DD6</sub>	32.768kHz oscillator STOP mode	V <sub>DD</sub> = 3V±10%*5			6	20	μA	

- \*1: Current flowing through internal pull-up resistor. Current flowing when EEPROM is accessed is not included.
- 2: When μPD75048 operates in high-speed mode with processor clock control register (PCC) set to 0011.
- 3: When μPD75048 operates in low-speed mode with PCC set to 0000.
- 4: When the system clock control register (SCC) is set to 1001, the oscillation of the main system clock is stopped, and the subsystem clock is used.
- 5: When STOP instruction is executed with SCC set to 0000.

**Note:** Supply current when EEPROM is accessed is shown in EEPROM Characteristics.


AC CHARACTERISTICS (T<sub>a</sub> = -10 to +70°C, V<sub>DD</sub> = 2.7 to 6.0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
CPU Clock Cycle Time (Minimum Instruction Execution Time = 1 Machine Cycle)*1	t <sub>cy</sub>	w/main system clock	V <sub>DD</sub> = 4.5-6.0V	0.95		32	μs
				3.8		32	μs
		w/subsystem clock		114	122	125	μs
TIO Input Frequency	f <sub>TI</sub>	V <sub>DD</sub> = 4.5 to 6.0 V		0	1	MHz	
				0	275	kHz	
TIO Input High-, Low-Level Widths	t <sub>TIH</sub> , t <sub>TIL</sub>	V <sub>DD</sub> = 4.5 to 6.0 V		0.48		μs	
				1.8		μs	
Interrupt Input High-, Low-Level Widths	t <sub>INTH</sub> , t <sub>INTL</sub>	INT0	*2			μs	
		INT1, 2, 4	10			μs	
		KR0-7	10			μs	
RESET Low-Level Width	t <sub>RSL</sub>		10			μs	

\*1: The CPU clock (Φ) cycle time is determined by the oscillation frequency of the connected oscillator, system clock control register (SCC), and processor clock control register (PCC).

The figure on the right is cycle time t<sub>cy</sub> vs. supply voltage V<sub>DD</sub> characteristics at the main system clock.

\*2: 2t<sub>cy</sub> or 128/f<sub>x</sub> depending on the setting of the interrupt mode register (IM0).



**SERIAL TRANSFER OPERATION**

**Two-Line and Three-Line Serial I/O Modes (SCK: internal clock output)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK Cycle Time	t <sub>KCY1</sub>	V <sub>DD</sub> = 4.5 to 6.0 V	1600			ns
			3800			ns
SCK High-, Low-Level Widths	t <sub>KL1</sub>	V <sub>DD</sub> = 4.5 to 6.0 V	t <sub>KCY1</sub> /2-50			ns
	t <sub>KH1</sub>		t <sub>KCY1</sub> /2-150			ns
SI Set-Up Time (vs. SCK ↑)	t <sub>SIK1</sub>		150			ns
SI Hold Time (vs. SCK ↑)	t <sub>KS1</sub>		400			ns
SCK ↓ → SO Output Delay Time	t <sub>KSO1</sub>	R <sub>L</sub> = 1kΩ, C <sub>L</sub> = 100pF*	V <sub>DD</sub> = 4.5 to 6.0V		250	ns
					1000	ns

**TWO-LINE AND THREE-LINE SERIAL I/O MODES (SCK: external clock input)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK Cycle Time	t <sub>KCY2</sub>	V <sub>DD</sub> = 4.5 to 6.0V	800			ns
			3200			ns
SCK High-, Low-Level Widths	t <sub>KL2</sub>	V <sub>DD</sub> = 4.5 to 6.0V	400			ns
	t <sub>KH2</sub>		1600			ns
SI Set-Up Time (vs. SCK ↑)	t <sub>SIK2</sub>		100			ns
SI Hold Time (vs. SCK ↑)	t <sub>KS2</sub>		400			ns
SCK ↓ → SO Output Delay Time	t <sub>KSO2</sub>	R <sub>L</sub> = 1kΩ, C <sub>L</sub> = 100 pF*	V <sub>DD</sub> = 4.5 to 6.0V		300	ns
					1000	ns

\*: R<sub>L</sub> and C<sub>L</sub> are load resistance and load capacitance of the SO output line.

**SBI MODE ( $\overline{\text{SCK}}$ : internal clock output (master))**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK Cycle Time	t <sub>KCY3</sub>	V <sub>DD</sub> = 4.5 to 6.0 V	1600			ns
			3800			ns
$\overline{\text{SCK}}$ High-, Low-Level Widths	t <sub>KL3</sub>	V <sub>DD</sub> = 4.5 to 6.0 V	t <sub>KCY3</sub> /2-50			ns
	t <sub>KH3</sub>		t <sub>KCY3</sub> /2-150			ns
SB0, 1 Set-Up Time (vs. $\overline{\text{SCK}} \uparrow$ )	t <sub>SIK3</sub>		150			ns
SB0, 1 Hold Time (vs. $\overline{\text{SCK}} \uparrow$ )	t <sub>KSI3</sub>		t <sub>KCY3</sub> /2			ns
SCK $\downarrow$ → SB0, 1 Output Delay Time	t <sub>KSO3</sub>	R <sub>L</sub> = 1kΩ, C <sub>L</sub> = 100pF*	V <sub>DD</sub> = 4.5 to 6.0V	0	250	ns
				0	1000	ns
$\overline{\text{SCK}} \uparrow$ → SB0, 1 $\downarrow$	t <sub>KSB</sub>		t <sub>KCY3</sub>			ns
SB0,1 $\downarrow$ → $\overline{\text{SCK}}$	t <sub>SBK</sub>		t <sub>KCY3</sub>			ns
SB0, 1 Low-Level Width	t <sub>SBL</sub>		t <sub>KCY3</sub>			ns
SB0, 1 High-Level Width	t <sub>SBH</sub>		t <sub>KCY3</sub>			ns

**SBI MODE ( $\overline{\text{SCK}}$ : external clock input (slave))**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK Cycle Time	t <sub>KCY4</sub>	V <sub>DD</sub> = 4.5 to 6.0 V	800			ns
			3200			ns
SCK High-, Low-Level Widths	t <sub>KL4</sub>	V <sub>DD</sub> = 4.5 to 6.0 V	400			ns
	t <sub>KH4</sub>		1600			ns
SB0, 1 Set-Up Time (vs. $\overline{\text{SCK}} \uparrow$ )	t <sub>SIK4</sub>		100			ns
SB0, 1 Hold Time (vs. $\overline{\text{SCK}} \uparrow$ )	t <sub>KSI4</sub>		t <sub>KCY4</sub> /2			ns
SCK $\downarrow$ → SB0, 1 Output Delay Time	t <sub>KSO4</sub>	R <sub>L</sub> = 1kΩ, C <sub>L</sub> = 100pF*	V <sub>DD</sub> = 4.5 to 6.0V	0	300	ns
				0	1000	ns
$\overline{\text{SCK}} \uparrow$ → SB0, 1 $\downarrow$	t <sub>KSB</sub>		t <sub>KCY4</sub>			ns
SB0,1 $\downarrow$ → $\overline{\text{SCK}} \downarrow$	t <sub>SBK</sub>		t <sub>KCY4</sub>			ns
SB0, 1 Low-Level Width	t <sub>SBL</sub>		t <sub>KCY4</sub>			ns
SB0, 1 High-Level Width	t <sub>SBH</sub>		t <sub>KCY4</sub>			ns

\*: R<sub>L</sub> and C<sub>L</sub> are load resistance and load capacitance of the SB0 and SB1 output lines.

**A/D CONVERTER** ( $T_a = -10$  to  $+70^\circ\text{C}$ ,  $V_{DD} = 2.7$  to  $6.0\text{V}$ ,  $AV_{SS} = V_{SS} = 0\text{V}$ )


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			8	8	8	bit
Absolute Accuracy* <sup>1</sup>		$2.5\text{V} \leq AV_{REF} \leq V_{DD}$			$\pm 1.5$	LSB
Conversion Time* <sup>2</sup>	t <sub>CONV</sub>				168/f <sub>X</sub>	μs
Sampling Time* <sup>3</sup>	t <sub>SAMP</sub>				44/f <sub>X</sub>	μs
Analog Input Voltage	V <sub>IAN</sub>		AV <sub>REF-</sub>		AV <sub>REF+</sub>	V
Analog Supply Voltage	AV <sub>DD</sub>		2.5		V <sub>DD</sub>	V
Reference Input Voltage	AV <sub>REF+</sub>	$2.5\text{V} \leq (AV_{ref+}) - (AV_{ref-})$	2.5		AV <sub>DD</sub>	V
Reference Input Voltage	AV <sub>REF-</sub>	$2.5\text{V} \leq (AV_{ref+}) - (AV_{ref-})$	0		1.0	V
Analog Input Impedance	R <sub>AN</sub>			1000		MΩ
AV <sub>REF</sub> Current	AI <sub>REF</sub>			0.25	2.0	mA

\*1: Absolute accuracy excluding quantization error ( $\pm \frac{1}{2}$  LSB)



2: Time since execution of conversion start instruction until end of conversion (EOC = 1) (40.1 μs: f<sub>X</sub> = 4.19 MHz)

3: Time since execution of conversion start instruction until end of sampling (10.5 μs: f<sub>X</sub> = 4.19 MHz)


**AC TIMING TEST POINT** (excluding X1 and XT1 inputs)



**CLOCK TIMING**




**TIO TIMING**




SERIAL TRANSFER TIMING

THREE-LINE SERIAL I/O MODE:




TWO-LINE SERIAL I/O MODE:




**SERIAL TRANSFER TIMING**


**BUS RELEASE SIGNAL TRANSFER:**




**COMMAND SIGNAL TRANSFER:**



**INTERRUPT INPUT TIMING**



**RESET INPUT TIMING**





**EEPROM CHARACTERISTICS**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Supply current for EEPROM access*1	I <sub>DD7</sub>	4.19MHz crystal oscillator C1 = C = 22pF	V <sub>DD</sub> = 5V+10%*2		6.5	20	mA
			V <sub>DD</sub> = 3V+10%*3		2	6	mA

\*1: Current flowing through the internal pull-up resistor is not included.

2: When the processor clock control register (PCC) is set to 0011 and the high-speed mode is used.

3: When PCC is set to 0000 and the low-speed mode is used.

**EEPROM WRITE TIME**

Select the write time of the EEPROM in accordance with the oscillation frequency of the main system clock as follows:

Oscillation Frequency of Main System Clock (f <sub>x</sub> )	Setting of EEPROM Control Register		Write time
	EWTC1	EWTC0	
f <sub>x</sub> = 2.0 to 5.0 MHz	0	0	2 <sup>12</sup> × 18/f <sub>x</sub> (17.6 ms)
f <sub>x</sub> = 2.0 to 4.2 MHz	0	1	2 <sup>11</sup> × 18/f <sub>x</sub> (8.8 ms)
f <sub>x</sub> = 2.0 MHz	1	0	2 <sup>10</sup> × 18/f <sub>x</sub>

Remarks: ( ): f<sub>x</sub> = 4.19 MHz

**LOW-VOLTAGE DATA RETENTION CHARACTERISTICS OF DATA MEMORY IN STOP MODE**

(T<sub>a</sub> = -10 to +70°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data Retention Supply Voltage	V <sub>DDDR</sub>		2.0		6.0	V
Data Retention Supply Current*1	I <sub>DDDR</sub>	V <sub>DDDR</sub> = 2.0 V		0.1	10	μA
Release Signal Set Time	t <sub>SREL</sub>		0			μs
Oscillation Stabilization Wait Time*2	t <sub>WAIT</sub>	Released by RESET		2 <sup>17</sup> /f <sub>x</sub>		ms
		Released by interrupt request		*3		ms


\*1: Does not include current flowing through internal pull-up resistor

2: The oscillation stabilization wait time is the time during which the CPU is stopped to prevent unstable operation when oscillation is started.


3: Depends on the setting of the basic interval timer mode register (BTM) as follows:

BTM3	BTM2	BTM1	BTM0	WAIT time ( ): f <sub>x</sub> = 4.19 MHz
-	0	0	0	2 <sup>20</sup> /f <sub>x</sub> (approx. 250 ms)
-	0	1	1	2 <sup>17</sup> /f <sub>x</sub> (approx. 31.3 ms)
-	1	0	1	2 <sup>15</sup> /f <sub>x</sub> (approx. 7.82 ms)
-	1	1	1	2 <sup>13</sup> /f <sub>x</sub> (approx. 1.95 ms)


**DATA RETENTION TIMING (releasing STOP mode by RESET)**




**DATA RETENTION TIMING (standby release signal: releasing STOP mode by interrupt)**




12. PERFORMANCE CURVE





13. PACKAGE DRAWINGS

64 PIN PLASTIC SHRINK DIP (750 mil)




NOTE

- 1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
A	58.68 MAX.	2.311 MAX.
B	1.78 MAX.	0.070 MAX.
C	1.778 (T.P.)	0.070 (T.P.)
D	0.50±0.10	0.020 <sup>+0.004</sup> <sub>-0.005</sub>
F	0.9 MIN.	0.035 MIN.
G	3.2±0.3	0.126±0.012
H	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
K	19.05 (T.P.)	0.750 (T.P.)
L	17.0	0.669
M	0.25 <sup>+0.10</sup> <sub>-0.05</sub>	0.010 <sup>+0.004</sup> <sub>-0.003</sub>
N	0.17	0.007
R	0~15°	0~15°

P64C-70-750A,C-1

64 PIN PLASTIC QFP (□14)



**NOTE**

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

P64GC-80-AB8-3

ITEM	MILLIMETERS	INCHES
A	17.6±0.4	0.693±0.016
B	14.0±0.2	0.551 <sup>+0.009</sup> <sub>-0.008</sub>
C	14.0±0.2	0.551 <sup>+0.009</sup> <sub>-0.008</sub>
D	17.6±0.4	0.693±0.016
F	1.0	0.039
G	1.0	0.039
H	0.35±0.10	0.014 <sup>+0.004</sup> <sub>-0.005</sub>
I	0.15	0.006
J	0.8 (T.P.)	0.031 (T.P.)
K	1.8±0.2	0.071±0.008
L	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
M	0.15 <sup>+0.10</sup> <sub>-0.05</sub>	0.006 <sup>+0.004</sup> <sub>-0.003</sub>
N	0.10	0.004
P	2.55	0.100
Q	0.1±0.1	0.004±0.004
S	2.85 MAX.	0.112 MAX.

**14. RECOMMENDED SOLDERING CONDITIONS**

It is recommended that μPD75048 be soldered under the following conditions. For details on the recommended soldering conditions, refer to Information Document "Semiconductor Devices Mounting Manual" (IEI-616). For other soldering methods and conditions, consult NEC.

**Table 14-1 Soldering Conditions of Surface Mount Type**

μPD75048GC - xxx - AB8: 64-pin plastic QFP (□ 14 mm)

Soldering Method	Soldering Conditions	Symbol for Recommended Condition
Wave Soldering	Soldering bath temperature: 260°C max., time: 10 seconds max., number of times: 1, maximum number of days: 2 days*, (beyond this period, 16 hours of pre-baking is required at 125°C), Pre-heating temperature: 120°C max.	WS60-162-1
Infrared Reflow	Package peak temperature: 230°C, time: 30 seconds max. (210°C min.), number of times: 1, maximum number of days: 2 days* (beyond this period, 16 hours of pre-baking is required at 125°C)	IR30-162-1
VPS	Package peak temperature: 215°C, time: 40 seconds max. (200°C min.), number of times: 1, maximum number of days: 2 days* (beyond this period, 16 hours of pre-baking is required at 125°C)	VP15-162-1
Pin Partial Heating	Pin temperature: 300°C max., time: 3 seconds max. (per side)	—

\*: Number of days after unpacking the dry pack. Storage conditions are 25°C and 65%RH max.

*Note:* Do not use two or more soldering methods in combination (except the pin partial heating method).

**Table 14-2 Soldering Conditions of Through-Hole Type**

μPD75048CW - xxx: 64-pin plastic shrink DIP (750 mil)

Soldering Method	Soldering Conditions
Wave soldering (lead parts only)	Soldering bath temperature: 260°C max., time: 10 seconds max.,
Pin Partial Heating	Pin temperature: 260°C max., time: 10 seconds max.

*Caution:* The wave soldering must be performed at the lead part only. Note that the soldering must not be directly contacted to the board.

— Notice —

A model that can be soldered under the more stringent conditions (infrared reflow peak temperature: 235°C, number of times:2, and an extended number of days) is also available.  
For details, consult NEC.

APPENDIX A. DIFFERENCES BETWEEN μPD75048 AND 75028/75008 FUNCTIONS

Item	μPD75048	μPD75028	μPD75008
ROM (bytes)	8064		
RAM (x4 bits)	512		
EEPROM (x4 bits)	1024	None	
Instruction Cycle	Main System Clock	0.95 μs, 1.91 μs, 15.3 μs (4.19 MHz)	
	Subsystem Clock	122 μs (32.768 kHz)	
I/O Port	CMOS Input	12 • Pull-up via software: 27 (except P00)	8 Pull-up via software
	CMOS I/O	48 24 • Pull-down via software: 4	34 18 (except P00)
	N-ch Open-Drain I/O	12 (10 V, pull-up by mask option)	8 (10 V, pull-up by mask option)
A/D Converter	<ul style="list-style-type: none"> <li>• 8-bit resolution x 8 channels</li> <li>• Low-voltage operation: V<sub>DD</sub> = 2.7 - 6.0</li> </ul>		None
16-bit Multifunction Timer	1 ch	<ul style="list-style-type: none"> <li>• 8-bit timer mode</li> <li>• PWM output mode</li> <li>• 16-bit free running timer mode</li> <li>• 16-bit integral A/D converter mode</li> </ul>	None
Vector Interrupt	External: 3, Internal: 6	External: 3, Internal: 4	External: 3, Internal: 3
Test Input	External: 1, Internal: 1		
Buzzer Output (BUZ)	2 kHz, 4 kHz, 32 kHz (at 4.19 MHz, 32.768 kHz operation)		2 kHz (at 4.19 MHz, 32.768 kHz operation)
Package	<ul style="list-style-type: none"> <li>• 64-pin plastic shrink DIP (750 mil)</li> <li>• 64-pin plastic QFP (□ 14 mm)</li> </ul>		<ul style="list-style-type: none"> <li>• 42-pin plastic shrink DIP (600 mil)</li> <li>• 44-pin plastic QFP (□ 10 mm)</li> </ul>
Supply Voltage	V <sub>DD</sub> = 2.7 - 6.0 V		
Operating Temperature	-10 to +70°C	-40 to +70°C	-40 to +85°C
PROM Model	μPD75P048	μPD75P036	μPD75P008

★



**APPENDIX B. DEVELOPMENT TOOLS**

The following development tools are readily available to support development of systems using μPD75048:

Hardware	IE-75000-R* <sup>1</sup>	In-circuit emulator for 75X series
	IE-75001-R	
	IE-75000-R-EM* <sup>2</sup>	Emulation board for IE-75000-R and IE-75001-R
	EP-75028CW-R	Emulation prove for μPD75048
	EP-75028GC-R	Emulation prove for μPD75048, provided with EV-9200GC-64, 64-pin conversion socket
	EV-9200GC-64	
	PG-1500	PROM programmer
	PA-75P036GC	PROM programmer adapter solely used for μPD75P048GC. It is connected to PG-1500.
PA-75P036CW	PROM programmer adapter solely used for μPD75P048CW. It is connected to PG-1500.	
Software	IE Control Program	Host machine
	PG-1500 Controller	
	RA75X Relocatable Assembler	
		PC-9800 series (MS-DOS™ Ver. 3.30 to Ver. 5.00A* <sup>3</sup> )
		IBM PC/AT™ (PC DOS™ Ver. 3.1)

\*1: Maintenance product

2: Not provided with IE-75001-R.

3: Ver. 5.00/5.00A has a task swap function, but this function cannot be used with this software.

*Remarks* : For development tools from other companies, refer to 75X Series Selection Guide (IF-151).

*[MEMO]*

**GENERAL NOTES ON CMOS DEVICES****① STATIC ELECTRICITY (ALL MOS DEVICES)**

**Exercise care so that MOS devices are not adversely influenced by static electricity while being handled.**

The insulation of the gates of the MOS device may be destroyed by a strong static charge. Therefore, when transporting or storing the MOS device, use a conductive tray, magazine case, or conductive buffer materials, or the metal case NEC uses for packaging and shipment, and use grounding when assembling the MOS device system. Do not leave the MOS device on a plastic plate and do not touch the pins of the device.

Handle boards on which MOS devices are mounted similarly .

**② PROCESSING OF UNUSED PINS (CMOS DEVICES ONLY)**

**Fix the input level of CMOS devices.**

Unlike bipolar or NMOS devices, if a CMOS device is operated with nothing connected to its input pin, intermediate level input may be generated due to noise, and an inrush current may flow through the device, causing the device to malfunction. Therefore, fix the input level of the device by using a pull-down or pull-up resistor. If there is a possibility that an unused pin serves as an output pin (whose timing is not specified), each pin should be connected to  $V_{DD}$  or GND through a resistor.

Refer to "Processing of Unused Pins" in the documents of each devices.

**③ STATUS BEFORE INITIALIZATION (ALL MOS DEVICES)**

**The initial status of MOS devices is undefined upon power application.**

Since the characteristics of an MOS device are determined by the quantity of injection at the molecular level, the initial status of the device is not controlled during the production process. The output status of pins, I/O setting, and register contents upon power application are not guaranteed. However, the items defined for reset operation and mode setting are subject to guarantee after the respective operations have been executed.

When using a device with a reset function, be sure to reset the device after power application.

[MEMO]

NEC is manufacturing and selling the products under microcomputer (with on-chip EEPROM) patent license with the BULL CP8.  
This product should not be used for IC cards (SMART CARD).

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

The devices listed in this document are not suitable for uses in aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intend to use NEC devices for above applications or they intend to use "Standard" quality grade NEC devices for the applications not intended by NEC, please contact our sales people in advance.

Application examples recommended by NEC Corporation

Standard: Computer, Office equipment, Communication equipment, Test and Measurement equipment, Machine tools, Industrial robots, Audio and Visual equipment, Other consumer products, etc.

Special: Automotive and Transportation equipment, Traffic control systems, Antidisaster systems, Anticrime system, etc.

M4 92.6

MS-DOS is a trademark of Microsoft Corporation.

PC DOS and PC/AT are trademarks of IBM Corporation.