

### V850E/MS1™

### 32-BIT SINGLE-CHIP MICROCONTROLLER

#### DESCRIPTION

The  $\mu$ PD70F3102A-33 is a product that substitutes the internal mask ROM of the  $\mu$ PD703102A-33 with flash memory. This enables users to perform on-board program writing and erasure, enabling effective evaluation during system development, small-lot production of multiple devices, and rapid production start, and quick development and time-to-market.

A version using a 5.0 V power supply for external pins, the  $\mu$ PD70F3102-33, is also available.

Detailed function descriptions are provided in the following user's manuals. Be sure to read them before designing.

V850E/MS1 User's Manual Hardware:	U12688E
V850E/MS1, V850E/MS2™ User's Manual Architecture:	U12197E

#### FEATURES

- $\mu$ PD703102A-33 compatible  
Can be replaced by the  $\mu$ PD703102A-33 with internal mask ROM for mass production
- Internal flash memory: 128 KB

#### ORDERING INFORMATION

Part Number	Package
$\mu$ PD70F3102AF1-33-FA1	157-pin plastic FBGA (14 × 14)
$\mu$ PD70F3102AGJ-33-8EU	144-pin plastic LQFP (fine pitch) (20 × 20)
$\mu$ PD70F3102AGJ-33-UEN <sup>Note</sup>	144-pin plastic LQFP (fine pitch) (20 × 20)


**Note** Under development

The information contained in this document is being issued in advance of the production cycle for the device. The parameters for the device may change before final production or NEC Corporation, at its own discretion, may withdraw the device prior to its production.  
Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

**PIN CONFIGURATION (TOP VIEW)**

157-pin plastic FBGA (14 × 14)

- μPD70F3102AF1-33-FA1



(1/2)

Pin No.	Name	Pin No.	Name	Pin No.	Name
A1	—	B1	INTP103/DMARQ3/P07	C1	INTP101/DMARQ1/P05
A2	D0/P40	B2	D1/P41	C2	INTP102/DMARQ2/P06
A3	D2/P42	B3	D3/P43	C3	V <sub>SS</sub>
A4	D4/P44	B4	D5/P45	C4	V <sub>SS</sub>
A5	D6/P46	B5	D7/P47	C5	HV <sub>DD</sub>
A6	D8/P50	B6	D9/P51	C6	V <sub>SS</sub>
A7	D10/P52	B7	D11/P53	C7	D12/P54
A8	D13/P55	B8	D14/P56	C8	D15/P57
A9	A0/PA0	B9	A1/PA1	C9	HV <sub>DD</sub>
A10	A2/PA2	B10	A3/PA3	C10	A4/PA4
A11	A5/PA5	B11	A6/PA6	C11	A7/PA7
A12	A8/PB0	B12	A9/PB1	C12	V <sub>SS</sub>
A13	A10/PB2	B13	A11/PB3	C13	A12/PB4
A14	A13/PB5	B14	A14/PB6	C14	A18/P62
A15	A15/PB7	B15	A17/P61	C15	A19/P63
A16	—	B16	A16/P60	C16	—


(2/2)

Pin No.	Name	Pin No.	Name	Pin No.	Name
D1	TI10/P03	K1	TI12/P103	P14	RESET
D2	INTP100/DMARQ0/P04	K2	INTP120/TC0/P104	P15	INTP151/P125
D3	HVDD	K3	INTP121/TC1/P105	P16	INTP150/P124
D4	—	K14	HLDAR/P96	R1	AVSS
D14	VSS	K15	OE/P95	R2	ANI0/P70
D15	A21/P65	K16	BCYST/P94	R3	P21
D16	A20/P64	L1	TO120/P100	R4	SCK0/P24
E1	TO101/P01	L2	TO121/P101	R5	SCK1/P27
E2	TCLR10/P02	L3	TCLR12/P102	R6	INTP132/SI2/P36
E3	VSS	L14	VSS	R7	TI13/P33
E14	HVDD	L15	REFRQ/PX5	R8	TO130/P30
E15	A23/P67	L16	HLDRQ/P97	R9	INTP141/SO3/P115
E16	A22/P66	M1	ANI5/P75	R10	TCLR14/P112
F1	INTP113/DMAAK3/P17	M2	ANI6/P76	R11	TO140/P110
F2	TO100/P00	M3	ANI7/P77	R12	MODE0
F3	VDD	M14	TO150/P120	R13	MODE1
F14	CS2/RAS2/P82	M15	WAIT/PX6	R14	MODE2
F15	CS1/RAS1/P81	M16	CLKOUT/PX7	R15	INTP153/ADTRG/P127
F16	CS0/RAS0/P80	N1	ANI2/P72	R16	INTP152/P126
G1	INTP110/DMAAK0/P14	N2	ANI3/P73	T1	—
G2	INTP111/DMAAK1/P15	N3	ANI4/P74	T2	AVREF
G3	INTP112/DMAAK2/P16	N14	TI15/P123	T3	NMI/P20
G14	CS5/RAS5/IORD/P85	N15	TCLR15/P122	T4	RXD0/SI0/P23
G15	CS4/RAS4/IOWR/P84	N16	TO151/P121	T5	RXD1/SI1/P26
G16	CS3/RAS3/P83	P1	AVDD	T6	INTP131/SO2/P35
H1	TO111/P11	P2	ANI1/P71	T7	TCLR13/P32
H2	TCLR11/P12	P3	TXD0/SO0/P22	T8	INTP143/SCK3/P117
H3	TI11/P13	P4	TXD1/SO1/P25	T9	INTP140/P114
H14	LCAS/LWR/P90	P5	VDD	T10	CVDD
H15	CS7/RAS7/P87	P6	INTP133/SCK2/P37	T11	X2
H16	CS6/RAS6/P86	P7	INTP130/P34	T12	X1
J1	INTP122/TC2/P106	P8	TO131/P31	T13	CVSS
J2	INTP123/TC3/P107	P9	INTP142/SI3/P116	T14	MODE3/VPP
J3	TO110/P10	P10	TI14/P113	T15	—
J14	WE/P93	P11	TO141/P111	T16	—
J15	RD/P92	P12	CKSEL	—	—
J16	UCAS/UWR/P91	P13	HVDD	—	—

**Remark** Leave pins A1, A16, C16, D4, T1, T15, and T16 open.

144-pin plastic LQFP (fine pitch) (20 × 20)


- μPD70F3102AGJ-33-8EU
- μPD70F3102AGJ-33-UEN



**PIN IDENTIFICATION**

A0 to A23:	Address bus	P50 to P57:	Port 5
ADTRG:	A/D trigger input	P60 to P67:	Port 6
ANI0 to ANI7:	Analog input	P70 to P77:	Port 7
AV <sub>DD</sub> :	Analog power supply	P80 to P87:	Port 8
AV <sub>REF</sub> :	Analog reference voltage	P90 to P97:	Port 9
AV <sub>SS</sub> :	Analog ground	P100 to P107:	Port 10
$\overline{\text{BCYST}}$ :	Bus cycle start timing	P110 to P117:	Port 11
CKSEL:	Clock generator operating mode	P120 to P127:	Port 12
	Select	PA0 to PA7:	Port A
CLKOUT:	Clock output	PB0 to PB7:	Port B
$\overline{\text{CS0}}$ to $\overline{\text{CS7}}$ :	Chip select	PX5 to PX7:	Port X
CV <sub>DD</sub> :	Clock generator power supply	$\overline{\text{RAS0}}$ to $\overline{\text{RAS7}}$ :	Row address strobe
CV <sub>SS</sub> :	Clock generator	$\overline{\text{RD}}$ :	Read strobe
D0 to D15:	Data bus	$\overline{\text{REFRQ}}$ :	Refresh request
$\overline{\text{DMAAK0}}$ to $\overline{\text{DMAAK3}}$ :	DMA acknowledge	$\overline{\text{RESET}}$ :	Reset
$\overline{\text{DMARQ0}}$ to $\overline{\text{DMARQ3}}$ :	DMA request	RXD0, RXD1:	Receive data
$\overline{\text{HLDK}}$ :	Hold acknowledge	$\overline{\text{SCK0}}$ to $\overline{\text{SCK3}}$ :	Serial clock
$\overline{\text{HLDRQ}}$ :	Hold request	SI0 to SI3:	Serial input
HV <sub>DD</sub> :	Power supply for external pins	SO0 to SO3:	Serial output
INTP100 to INTP103, INTP110 to INTP113, INTP120 to INTP123, INTP130 to INTP133, INTP140 to INTP143, INTP150 to INTP153:	Interrupt request from peripherals	$\overline{\text{TC0}}$ to $\overline{\text{TC3}}$ :	Terminal count signal
$\overline{\text{IORD}}$ :	I/O read strobe	TCLR10 to TCLR15:	Timer clear
$\overline{\text{IOWR}}$ :	I/O write strobe	TI10 to TI15:	Timer input
LCAS:	Lower column address strobe	TO100, TO101, TO110, TO111, TO120, TO121, TO130, TO131, TO140, TO141, TO150, TO151:	Timer output
$\overline{\text{LWR}}$ :	Lower write strobe	$\overline{\text{TXD0}}$ , $\overline{\text{TXD1}}$ :	Transmit data
MODE0 to MODE3:	Mode	$\overline{\text{UCAS}}$ :	Upper column address strobe
NMI:	Non-maskable interrupt request	$\overline{\text{UWR}}$ :	Upper write strobe
$\overline{\text{OE}}$ :	Output enable	V <sub>DD</sub> :	Power supply for internal unit
P00 to P07:	Port 0	V <sub>PP</sub> :	Programming power supply
P10 to P17:	Port 1	V <sub>SS</sub> :	Ground
P20 to P27:	Port 2	$\overline{\text{WAIT}}$ :	Wait
P30 to P37:	Port 3	$\overline{\text{WE}}$ :	Write enable
P40 to P47:	Port 4	X1, X2:	Crystal

INTERNAL BLOCK DIAGRAM



**CONTENTS**

**1. DIFFERENCES AMONG PRODUCTS .....8**

**1.1 Differences Between μPD70F3102A-33 and μPD703102A-33.....8**

**1.2 Differences Between μPD70F3102A-33 and μPD70F3102-33 .....8**

**2. PIN FUNCTIONS.....9**

**2.1 Port Pins.....9**

**2.2 Non-Port Pins.....12**

**2.3 Pin I/O Circuit Types and Recommended Connection of Unused Pins .....16**

**3. FLASH MEMORY PROGRAMMING .....19**

**3.1 Selection of Communication Mode .....19**

**3.2 Flash Memory Programming Functions.....20**

**3.3 Connecting Dedicated Flash Programmer.....20**

**4. ELECTRICAL SPECIFICATIONS .....21**

**4.1 Normal Operation Mode.....21**

**4.2 Flash Memory Programming Mode.....76**

**5. PACKAGE DRAWINGS.....79**

**6. RECOMMENDED SOLDERING CONDITIONS .....82**

**APPENDIX NOTES ON DESIGNING TARGET SYSTEM.....83**

1. DIFFERENCES AMONG PRODUCTS

1.1 Differences Between μPD70F3102A-33 and μPD703102A-33

Item \ Product	μPD70F3102A-33	μPD703102A-33
Internal ROM	Flash memory	Mask ROM
Flash memory programming pin	Provided (V <sub>PP</sub> )	None
Flash memory programming mode	Provided (MODE0 = L, MODE1 = H, MODE2 = L, MODE3/V <sub>PP</sub> = 7.8 V)	None
Electrical specifications	Consumption current etc. differs (see individual data sheets).	
Others	Circuit scale and mask layout differ, thus noise immunity, noise radiation, etc. differ.	

- Cautions**
1. There are differences in noise immunity and noise radiation between the flash memory version and mask ROM version. When pre-producing an application set with the flash memory version and then mass-producing it with the mask ROM version, be sure to conduct sufficient evaluation for commercial samples (not engineering samples) of the mask ROM version.
  2. When switching from the flash memory version to the mask ROM version, write the same code to the free area of the internal ROM.

1.2 Differences Between μPD70F3102A-33 and μPD70F3102-33

Item \ Product	μPD70F3102A-33	μPD70F3102-33
HV <sub>DD</sub>	3.0 to 3.6 V	4.5 to 5.5 V
Electrical specifications	See individual data sheets.	
Package	<ul style="list-style-type: none"> <li>• 157-pin plastic FBGA (14 × 14)</li> <li>• 144-pin plastic LQFP (fine pitch) (20 × 20)</li> </ul>	<ul style="list-style-type: none"> <li>• 144-pin plastic LQFP (fine pitch) (20 × 20)</li> </ul>



2. PIN FUNCTIONS

2.1 Port Pins

(1/3)

Pin Name	I/O	Function	Alternate Function
P00	I/O	Port 0 8-bit I/O port Input/output can be specified in 1-bit units.	TO100
P01			TO101
P02			TCLR10
P03			TI10
P04			INTP100/DMARQ0
P05			INTP101/DMARQ1
P06			INTP102/DMARQ2
P07			INTP103/DMARQ3
P10	I/O	Port 1 8-bit I/O port Input/output can be specified in 1-bit units.	TO110
P11			TO111
P12			TCLR11
P13			TI11
P14			INTP110/DMAAK0
P15			INTP111/DMAAK1
P16			INTP112/DMAAK2
P17			INTP113/DMAAK3
P20	Input	Port 2 P20 is an input-only port. When a valid edge is input, it operates as an NMI input. The status of the NMI input is shown by bit 0 of register P2. P21 to P27 is a 7-bit I/O port. Input/output can be specified in 1-bit units.	NMI
P21	I/O		—
P22			TXD0/SO0
P23			RXD0/SI0
P24			SCK0
P25			TXD1/SO1
P26			RXD1/SI1
P27			SCK1
P30	I/O	Port 3 8-bit I/O port Input/output can be specified in 1-bit units.	TO130
P31			TO131
P32			TCLR13
P33			TI13
P34			INTP130
P35			INTP131/SO2
P36			INTP132/SI2
P37			INTP133/SCK2
P40 to P47	I/O	Port 4 8-bit I/O port Input/output can be specified in 1-bit units.	D0 to D7

(2/3)

Pin Name	I/O	Function	Alternate Function
P50 to P57	I/O	Port 5 8-bit I/O port Input/output can be specified in 1-bit units.	D8 to D15
P60 to P67	I/O	Port 6 8-bit I/O port Input/output can be specified in 1-bit units.	A16 to A23
P70 to P77	Input	Port 7 8-bit input-only port	ANI0 to ANI7
P80	I/O	Port 8 8-bit I/O port Input/output can be specified in 1-bit units.	$\overline{CS0}/\overline{RAS0}$
P81			$\overline{CS1}/\overline{RAS1}$
P82			$\overline{CS2}/\overline{RAS2}$
P83			$\overline{CS3}/\overline{RAS3}$
P84			$\overline{CS4}/\overline{RAS4}/\overline{IOWR}$
P85			$\overline{CS5}/\overline{RAS5}/\overline{IORD}$
P86			$\overline{CS6}/\overline{RAS6}$
P87			$\overline{CS7}/\overline{RAS7}$
P90	I/O	Port 9 8-bit I/O port Input/output can be specified in 1-bit units	$\overline{LCAS}/\overline{LWR}$
P91			$\overline{UCAS}/\overline{UWR}$
P92			$\overline{RD}$
P93			$\overline{WE}$
P94			$\overline{BCYST}$
P95			$\overline{OE}$
P96			HLD $\overline{AK}$
P97			HLD $\overline{RQ}$
P100	I/O	Port 10 8-bit I/O port Input/output can be specified in 1-bit units.	TO120
P101			TO121
P102			TCLR12
P103			TI12
P104			INTP120/ $\overline{TC0}$
P105			INTP121/ $\overline{TC1}$
P106			INTP122/ $\overline{TC2}$
P107			INTP123/ $\overline{TC3}$
P110	I/O	Port 11 8-bit I/O port Input/output can be specified in 1-bit units.	TO140
P111			TO141
P112			TCLR14
P113			TI14
P114			INTP140
P115			INTP141/SO3
P116			INTP142/SI3
P117			INTP143/ $\overline{SCK3}$

(3/3)

Pin Name	I/O	Function	Alternate Function
P120	I/O	Port 12 8-bit I/O port Input/output can be specified in 1-bit units.	TO150
P121			TO151
P122			TCLR15
P123			T115
P124			INTP150
P125			INTP151
P126			INTP152
P127			INTP153/ADTRG
PA0	I/O	Port A 8-bit I/O port Input/output can be specified in 1-bit units.	A0
PA1			A1
PA2			A2
PA3			A3
PA4			A4
PA5			A5
PA6			A6
PA7			A7
PB0	I/O	Port B 8-bit I/O port Input/output can be specified in 1-bit units.	A8
PB1			A9
PB2			A10
PB3			A11
PB4			A12
PB5			A13
PB6			A14
PB7			A15
PX5	I/O	Port X 3-bit I/O port Input/output can be specified in 1-bit units.	REFRQ
PX6			WAIT
PX7			CLKOUT

2.2 Non-Port Pins

(1/4)

Pin Name	I/O	Function	Alternate Function
TO100	Output	Pulse signal output of timers 10 to 15	P00
TO101			P01
TO110			P10
TO111			P11
TO120			P100
TO121			P101
TO130			P30
TO131			P31
TO140			P110
TO141			P111
TO150			P120
TO151			P121
TCLR10	Input	External clear signal input of timers 10 to 15	P02
TCLR11			P12
TCLR12			P102
TCLR13			P32
TCLR14			P112
TCLR15			P122
TI10	Input	External count clock input of timers 10 to 15	P03
TI11			P13
TI12			P103
TI13			P33
TI14			P113
TI15			P123
INTP100	Input	External maskable interrupt request input, or timer 10 external capture trigger input	P04/ $\overline{\text{DMARQ0}}$
INTP101			P05/ $\overline{\text{DMARQ1}}$
INTP102			P06/ $\overline{\text{DMARQ2}}$
INTP103			P07/ $\overline{\text{DMARQ3}}$
INTP110	Input	External maskable interrupt request input, or timer 11 external capture trigger input	P14/ $\overline{\text{DMAAK0}}$
INTP111			P15/ $\overline{\text{DMAAK1}}$
INTP112			P16/ $\overline{\text{DMAAK2}}$
INTP113			P17/ $\overline{\text{DMAAK3}}$
INTP120	Input	External maskable interrupt request input, or timer 12 external capture trigger input	P104/ $\overline{\text{TC0}}$
INTP121			P105/ $\overline{\text{TC1}}$
INTP122			P106/ $\overline{\text{TC2}}$
INTP123			P107/ $\overline{\text{TC3}}$

(2/4)

Pin Name	I/O	Function	Alternate Function
INTP130	Input	External maskable interrupt request input, or timer 13 external capture trigger input	P34
INTP131			P35/SO2
INTP132			P36/SI2
INTP133			P37/SCK2
INTP140	Input	External maskable interrupt request input, or timer 14 external capture trigger input	P114
INTP141			P115/SO3
INTP142			P116/SI3
INTP143			P117/SCK3
INTP150	Input	External maskable interrupt request input, or timer 15 external capture trigger input	P124
INTP151			P125
INTP152			P126
INTP153			P127/ADTRG
SO0	Output	CSI0 to CSI3 serial transmission data output (3-wire)	P22/TXD0
SO1			P25/TXD1
SO2			P35/INTP131
SO3			P115/INTP141
SI0	Input	CSI0 to CSI3 serial reception data input (3-wire)	P23/RXD0
SI1			P26/RXD1
SI2			P36/INTP132
SI3			P116/INTP142
SCK0	I/O	CSI0 to CSI3 serial clock input/output (3-wire)	P24
SCK1			P27
SCK2			P37/INTP133
SCK3			P117/INTP143
TXD0	Output	UART0 and UART1 serial transmission data output	P22/SO0
TXD1			P25/SO1
RXD0	Input	UART0 and UART1 serial reception data input	P23/SI0
RXD1			P26/SI1
D0 to D7	I/O	16-bit data bus for external memory	P40 to P47
D8 to D15			P50 to P57
A0 to A7	Output	24-bit address bus for external memory	PA0 to PA7
A8 to A15			PB0 to PB7
A16 to A23			P60 to P67
LWR	Output	External data bus lower byte write enable signal output	P90/LCAS
UWR	Output	External data bus upper byte write enable signal output	P91/UCAS
RD	Output	External data bus read strobe signal output	P92
WE	Output	Write enable signal output for DRAM	P93
OE	Output	Output enable signal output for DRAM	P95

(3/4)

Pin Name	I/O	Function	Alternate Function
$\overline{\text{LCAS}}$	Output	Column address strobe signal output for lower data of DRAM	P90/ $\overline{\text{LWR}}$
$\overline{\text{UCAS}}$	Output	Column address strobe signal output for higher data of DRAM	P91/ $\overline{\text{UWR}}$
$\overline{\text{RAS0}}$ to $\overline{\text{RAS3}}$	Output	Row address strobe signal output for DRAM	P80/ $\overline{\text{CS0}}$ to P83/ $\overline{\text{CS3}}$
$\overline{\text{RAS4}}$			P84/ $\overline{\text{CS4}}$ / $\overline{\text{IOWR}}$
$\overline{\text{RAS5}}$			P85/ $\overline{\text{CS5}}$ / $\overline{\text{IORD}}$
$\overline{\text{RAS6}}$			P86/ $\overline{\text{CS6}}$
$\overline{\text{RAS7}}$			P87/ $\overline{\text{CS7}}$
$\overline{\text{BCYST}}$			Output
$\overline{\text{CS0}}$ to $\overline{\text{CS3}}$	Output	Chip select signal output	P80/ $\overline{\text{RAS0}}$ to P83/ $\overline{\text{RAS3}}$
$\overline{\text{CS4}}$			P84/ $\overline{\text{RAS4}}$ / $\overline{\text{IOWR}}$
$\overline{\text{CS5}}$			P85/ $\overline{\text{RAS5}}$ / $\overline{\text{IORD}}$
$\overline{\text{CS6}}$			P86/ $\overline{\text{RAS6}}$
$\overline{\text{CS7}}$			P87/ $\overline{\text{RAS7}}$
$\overline{\text{WAIT}}$	Input	Control signal input that inserts a wait in the bus cycle	PX6
$\overline{\text{REFRQ}}$	Output	Refresh request signal output for DRAM	PX5
$\overline{\text{IOWR}}$	Output	DMA write strobe signal output	P84/ $\overline{\text{RAS4}}$ / $\overline{\text{CS4}}$
$\overline{\text{IORD}}$	Output	DMA read strobe signal output	P85/ $\overline{\text{RAS5}}$ / $\overline{\text{CS5}}$
$\overline{\text{DMARQ0}}$ to $\overline{\text{DMARQ3}}$	Input	DMA request signal input	P04/ $\overline{\text{INTP100}}$ to P07/ $\overline{\text{INTP103}}$
$\overline{\text{DMAAK0}}$ to $\overline{\text{DMAAK3}}$	Output	DMA acknowledge signal output	P14/ $\overline{\text{INTP110}}$ to P17/ $\overline{\text{INTP113}}$
$\overline{\text{TC0}}$ to $\overline{\text{TC3}}$	Output	DMA termination (terminal count) signal output	P104/ $\overline{\text{INTP120}}$ to P107/ $\overline{\text{INTP123}}$
$\overline{\text{HLDK}}$	Output	Bus hold acknowledge output	P96
$\overline{\text{HLDRQ}}$	Input	Bus hold request input	P97
ANI0 to ANI7	Input	Analog input to A/D converter	P70 to P77
NMI	Input	Non-maskable interrupt request input	P20
CLKOUT	Output	System clock output	PX7
CKSEL	Input	Input that specifies the clock generator's operation mode	—
MODE0 to MODE2	Input	Operation mode specification	—
MODE3			V <sub>PP</sub>
$\overline{\text{RESET}}$	Input	System reset input	—
X1	Input	Connecting system clock resonator. In the case of an external clock, it is input to X1.	—
X2	—		—
ADTRG	Input	A/D converter external trigger input	P127/ $\overline{\text{INTP153}}$
AV <sub>REF</sub>	Input	Reference voltage applied to A/D converter	—
AV <sub>DD</sub>	—	Positive power supply for A/D converter	—

(4/4)

Pin Name	I/O	Function	Alternate Function
AV <sub>SS</sub>	—	Ground potential for A/D converter	—
CV <sub>DD</sub>	—	Positive power supply for dedicated clock generator	—
CV <sub>SS</sub>	—	Ground potential for dedicated clock generator	—
V <sub>DD</sub>	—	Positive power supply (internal unit power supply)	—
HV <sub>DD</sub>	—	Positive power supply (external pin power supply)	—
V <sub>SS</sub>	—	Ground potential	—
V <sub>PP</sub>	—	High-voltage application pin during program write/verify	MODE3

**2.3 Pin I/O Circuit Types and Recommended Connection of Unused Pins**

Table 2-1 shows the I/O circuit type of each pin and the recommended connection of unused pins, and Figure 2-1 shows the schematic circuit diagram for each I/O circuit type.

In the case of connection to V<sub>DD</sub> or V<sub>SS</sub> via a resistor, connection of a resistor of 1 to 10 kΩ is recommended.

**Table 2-1. Pin I/O Circuit Types and Recommended Connection of Unused Pins (1/2)**


Pin	I/O Circuit Type	Recommended Connection of Unused Pins
P00/TO100, P01/TO101	5	Input: Independently connect to HV <sub>DD</sub> or V <sub>SS</sub> via a resistor. Output: Leave open.
P02/TCLR10, P03/TI10	5-K	
P04/INTP100/D $\overline{\text{MARQ0}}$ to P07/INTP103/D $\overline{\text{MARQ3}}$		
P10/TO110, P11/TO111	5	
P12/TCLR11, P13/TI11	5-K	
P14/INTP110/D $\overline{\text{MAAK0}}$ to P17/INTP113/D $\overline{\text{MAAK3}}$		
P20/NMI	2	Connect directly to V <sub>SS</sub> .
P21	5	Input: Independently connect to HV <sub>DD</sub> or V <sub>SS</sub> via a resistor. Output: Leave open.
P22/TXD0/SO0		
P23/RXD0/SI0	5-K	
P24/ $\overline{\text{SCK0}}$		
P25/TXD1/SO1	5	
P26/RXD1/SI1	5-K	
P27/ $\overline{\text{SCK1}}$		
P30/TO130, P31/TO131	5	
P32/TCLR13, P33/TI13	5-K	
P34/INTP130		
P35/INTP131/SO2		
P36/INTP132/SI2		
P37/INTP133/ $\overline{\text{SCK2}}$		
P40/D0 to P47/D7	5	
P50/D8 to P57/D15		
P60/A16 to P67/A23		
P70/ANI0 to P77/ANI7	9	Connect directly to V <sub>SS</sub> .



Table 2-1. Pin I/O Circuit Types and Recommended Connection of Unused Pins (2/2)

Pin	I/O Circuit Type	Recommended Connection of Unused Pins
P80/ $\overline{\text{CS0}}$ / $\overline{\text{RAS0}}$ to P83/ $\overline{\text{CS3}}$ / $\overline{\text{RAS3}}$	5	Input: Independently connect to HV <sub>DD</sub> or V <sub>SS</sub> via a resistor. Output: Leave open.
P84/ $\overline{\text{CS4}}$ / $\overline{\text{RAS4}}$ / $\overline{\text{IOWR}}$ , P85/ $\overline{\text{CS5}}$ / $\overline{\text{RAS5}}$ / $\overline{\text{IORD}}$		
P86/ $\overline{\text{CS6}}$ / $\overline{\text{RAS6}}$ , P87/ $\overline{\text{CS7}}$ / $\overline{\text{RAS7}}$		
P90/ $\overline{\text{LCAS}}$ / $\overline{\text{LWR}}$		
P91/ $\overline{\text{UCAS}}$ / $\overline{\text{UWR}}$		
P92/ $\overline{\text{RD}}$		
P93/ $\overline{\text{WE}}$		
P94/ $\overline{\text{BCYST}}$		
P95/ $\overline{\text{OE}}$		
P96/ $\overline{\text{HLDK}}$		
P97/ $\overline{\text{HLDRQ}}$		
P100/ $\overline{\text{TO120}}$ , P101/ $\overline{\text{TO121}}$	5	Input: Independently connect to HV <sub>DD</sub> or V <sub>SS</sub> via a resistor. Output: Leave open.
P102/ $\overline{\text{TCLR12}}$ , P103/ $\overline{\text{T112}}$	5-K	
P104/ $\overline{\text{INTP120}}$ / $\overline{\text{TC0}}$ to P107/ $\overline{\text{INTP123}}$ / $\overline{\text{TC3}}$	5	
P110/ $\overline{\text{TO140}}$ , P111/ $\overline{\text{TO141}}$		
P112/ $\overline{\text{TCLR14}}$ , P113/ $\overline{\text{T114}}$	5-K	
P114/ $\overline{\text{INTP140}}$		
P115/ $\overline{\text{INTP141}}$ / $\overline{\text{SO3}}$		
P116/ $\overline{\text{INTP142}}$ / $\overline{\text{SI3}}$		
P117/ $\overline{\text{INTP143}}$ / $\overline{\text{SCK3}}$	5	
P120/ $\overline{\text{TO150}}$ , P121/ $\overline{\text{TO151}}$		
P122/ $\overline{\text{TCLR15}}$ , P123/ $\overline{\text{T115}}$		
P124/ $\overline{\text{INTP150}}$ to P126/ $\overline{\text{INTP152}}$		
P127/ $\overline{\text{INTP153}}$ / $\overline{\text{ADTRG}}$	5	
PA0/A0 to PA7/A7		
PB0/A8 to PB7/A15		
PX5/ $\overline{\text{REFRQ}}$		
PX6/ $\overline{\text{WAIT}}$		
PX7/ $\overline{\text{CLKOUT}}$		
CKSEL	1	-
$\overline{\text{RESET}}$	2	
MODE0 to MODE2		
MODE3/V <sub>PP</sub>	Connect to V <sub>SS</sub> via a resistor (R <sub>VPP</sub> ).	
AV <sub>REF</sub> , AV <sub>SS</sub>	-	Connect directly to V <sub>SS</sub> .
AV <sub>DD</sub>	-	Connect directly to HV <sub>DD</sub> .

Figure 2-1. Pin Input/Output Circuits



**Caution** Replace  $V_{DD}$  in the circuit diagrams with  $HV_{DD}$ .

### 3. FLASH MEMORY PROGRAMMING

The following two flash memory programming methods are available.

**(1) On-board programming**

The program is written to the flash memory using a dedicated flash programmer after the μPD70F3102A-33 is mounted on the target board. Install the connectors, etc., required for communication with the dedicated flash programmer, on the target board.

**(2) Off-board programming**

The program is written to the flash memory using a dedicated adapter before the μPD70F3102A-33 is mounted on the target board.


#### 3.1 Selection of Communication Mode

Writing to the flash memory is done via serial communication using the dedicated flash programmer. Select one of the communication modes listed in Table 3-1. Base your selection of the communication mode on the selection format shown in Table 3-1. Refer to the number of V<sub>PP</sub> pulses shown in Table 3-1 when selecting the communication mode.

**Table 3-1. Communication Modes**

Communication Mode	Pins Used	Number of V <sub>PP</sub> Pulses
CSI0	SO0 (serial data output) SI0 (serial data input) SCK0 (serial clock input)	0
UART0	TXD0 (serial data output) RXD0 (serial data input)	8

**Figure 3-1. Communication Mode Selection Format**



### 3.2 Flash Memory Programming Functions

Flash memory programming is performed by sending and receiving commands and data according to the selected communication mode. Table 3-2 shows the main flash memory programming functions.


**Table 3-2. Main Flash Memory Programming Functions**

Function	Description
Batch erase	Erases the contents of the entire memory.
Batch blank check	Checks whether the entire memory has been erased.
Data write	Writes data to flash memory based on the write start address and the number of bytes to be written.
Batch verify	Compares the contents of the entire memory with the input data.


### 3.3 Connecting Dedicated Flash Programmer

The connection of the dedicated flash programmer to the μPD70F3102A-33 differs depending on the communication mode. Figures 3-2 and 3-3 show the various connection types.

**Figure 3-2. Connection of Dedicated Flash Programmer for CSI0 Mode**



**Figure 3-3. Connection of Dedicated Flash Programmer for UART0 Mode**



4. ELECTRICAL SPECIFICATIONS

4.1 Normal Operation Mode

Absolute Maximum Ratings (T<sub>A</sub> = 25°C)

Parameter	Symbol	Conditions	Ratings	Unit	
Supply voltage	V <sub>DD</sub>	V <sub>DD</sub> pin	-0.5 to +4.6	V	
	HV <sub>DD</sub>	HV <sub>DD</sub> pin, HV <sub>DD</sub> ≥ V <sub>DD</sub>	-0.5 to +4.6	V	
	CV <sub>DD</sub>	CV <sub>DD</sub> pin	-0.5 to +4.6	V	
	CV <sub>SS</sub>	CV <sub>SS</sub> pin	-0.5 to +0.5	V	
	AV <sub>DD</sub>	AV <sub>DD</sub> pin	-0.5 to HV <sub>DD</sub> + 0.5 <sup>Note</sup>	V	
	AV <sub>SS</sub>	AV <sub>SS</sub> pin	-0.5 to +0.5	V	
Input voltage	V <sub>I</sub>	Except X1 pin, MODE3/V <sub>PP</sub> pin	-0.5 to HV <sub>DD</sub> + 0.5 <sup>Note</sup>	V	
		MODE3/V <sub>PP</sub> pin	-0.5 to 8.5	V	
Clock input voltage	V <sub>K</sub>	X1, V <sub>DD</sub> = 3.0 to 3.6 V	-0.5 to V <sub>DD</sub> + 1.0 <sup>Note</sup>	V	
Output current, low	I <sub>OL</sub>	1 pin	4.0	mA	
		Total of all pins	100	mA	
Output current, high	I <sub>OH</sub>	1 pin	-4.0	mA	
		Total of all pins	-100	mA	
Output voltage	V <sub>O</sub>	HV <sub>DD</sub> = 3.0 to 3.6 V	-0.5 to HV <sub>DD</sub> + 0.5 <sup>Note</sup>	V	
Analog input voltage	V <sub>IAN</sub>	P70/ANI0 to P77/ANI7 pins	AV <sub>DD</sub> > HV <sub>DD</sub>	-0.5 to HV <sub>DD</sub> + 0.5 <sup>Note</sup>	V
			HV <sub>DD</sub> ≥ AV <sub>DD</sub>	-0.5 to AV <sub>DD</sub> + 0.5 <sup>Note</sup>	V
A/D converter reference input voltage	AV <sub>REF</sub>	AV <sub>DD</sub> > HV <sub>DD</sub>	-0.5 to HV <sub>DD</sub> + 0.5 <sup>Note</sup>	V	
		HV <sub>DD</sub> ≥ AV <sub>DD</sub>	-0.5 to AV <sub>DD</sub> + 0.5 <sup>Note</sup>	V	
Operating ambient temperature	T <sub>A</sub>		-40 to +85	°C	
Storage temperature	T <sub>stg</sub>		-65 to +125	°C	

**Note** The product must be used under conditions that ensure the absolute maximum ratings (max. values) of each supply voltage are not exceeded.

- Cautions**
1. Do not directly connect output pins (or I/O pins) of IC products to each other, and do not connect them directly to V<sub>DD</sub>, V<sub>CC</sub>, or GND. However, open-drain pins and open-collector pins can be directly connected to each other. Moreover, external circuits that implement a timing that avoids conflict with the output of pins that go into high-impedance can be directly connected.
  2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.

Capacitance ( $T_A = 25^\circ\text{C}$ ,  $V_{DD} = HV_{DD} = CV_{DD} = AV_{DD} = V_{SS} = CV_{SS} = AV_{SS} = 0\text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_i$	$f_c = 1\text{ MHz}$			15	pF
I/O capacitance	$C_{io}$	Unmeasured pins returned to 0 V			15	pF
Output capacitance	$C_o$				15	pF

**Operating Conditions**


Operation Mode	Internal Operation Clock Frequency (fx)	Operating Ambient Temperature ( $T_A$ )	Supply Voltage ( $V_{DD}$ , $HV_{DD}$ )
Direct mode	2 to 33 MHz	-40 to +85°C	3.0 to 3.6 V
PLL mode <sup>Note 1</sup>	20 to 33 MHz <sup>Note 2</sup>	-40 to +85°C	3.0 to 3.6 V

- Notes**
1. The internal operation clock frequency in PLL mode is the value during  $\times 5$  operation. Operation at 20 MHz or lower is possible when using  $\times 1$  or  $\times 1/2$  operation by setting the CKDIVn (n = 0, 1) bit of the CKC register.
  2. Set the input clock frequency used in PLL mode to 4.0 to 6.6 MHz.

**Recommended Oscillator**

(a) Connection of ceramic resonator (T<sub>A</sub> = -40 to +85°C)


(i) Murata Mfg. Co., Ltd. (T<sub>A</sub> = -40 to +85°C)



Type	Product Name	Oscillation Frequency f <sub>xx</sub> (MHz)	Recommended Circuit Constant			Oscillation Voltage Range		Oscillation Stabilization Time (MAX.) T <sub>OST</sub> (ms)
			C1 (pF)	C2 (pF)	R <sub>d</sub> (kΩ)	MIN. (V)	MAX. (V)	
Surface mount	CSAC4.00MGC040	4.0	100	100	0	3.0	3.6	0.5
	CSTCC4.00MG0H6	4.0	On-chip	On-chip	0	3.0	3.6	0.3
	CSAC5.00MGC040	5.0	100	100	0	3.0	3.6	0.4
	CSTCC5.00MG0H6	5.0	On-chip	On-chip	0	3.0	3.6	0.2
	CSAC6.60MT	6.6	30	30	0	3.0	3.6	0.2
	CSTCC6.60MG0H6	6.6	On-chip	On-chip	0	3.0	3.6	0.1
Lead	CSA4.00MG040	4.0	100	100	0	3.0	3.6	0.5
	CSTC4.00MGW040	4.0	On-chip	On-chip	0	3.0	3.6	0.5
	CSA5.00MG040	5.0	100	100	0	3.0	3.6	0.5
	CSTC5.00MGW040	5.0	On-chip	On-chip	0	3.0	3.6	0.5
	CSA6.60MTZ	6.6	30	30	0	3.0	3.6	0.1
	CSA6.60MTW	6.6	On-chip	On-chip	0	3.0	3.6	0.1

- Cautions**
1. Connect the oscillator as closely to the X1 and X2 pins as possible.
  2. Do not wire any other signal lines in the area indicated by the broken lines.
  3. Thoroughly evaluate the matching between the μPD70F3102A-33 and the resonator.


(ii) TDK Corporation (T<sub>A</sub> = -40 to +85°C)



Manufacturer	Product Name	Oscillation Frequency f <sub>xx</sub> (MHz)	Recommended Circuit Constant			Oscillation Voltage Range		Oscillation Stabilization Time (MAX.) T <sub>OST</sub> (ms)
			C1 (pF)	C2 (pF)	R <sub>d</sub> (kΩ)	MIN. (V)	MAX. (V)	
TDK	CCR4.0MC3	4.0	On-chip	On-chip	0	3.0	3.6	0.17
	CCR5.0MC3	5.0	On-chip	On-chip	0	3.0	3.6	0.15

- Cautions**
1. Connect the oscillator as closely to the X1 and X2 pins as possible.
  2. Do not wire any other signal lines in the area indicated by the broken lines.
  3. Thoroughly evaluate the matching between the μPD70F3102A-33 and the resonator.


(iii) Kyocera Corporation (T<sub>A</sub> = -20 to +80°C)



Manufacturer	Product Name	Oscillation Frequency f <sub>xx</sub> (MHz)	Recommended Circuit Constant			Oscillation Voltage Range		Oscillation Stabilization Time (MAX.) T <sub>OST</sub> (ms)
			C1 (pF)	C2 (pF)	R <sub>d</sub> (kΩ)	MIN. (V)	MAX. (V)	
Kyocera	PBRC5.00BR-A	5.0	On-chip	On-chip	0	3.0	3.6	0.06
	PBRC6.00BR-A	6.0	On-chip	On-chip	0	3.0	3.6	0.06
	PBRC6.60BR-A	6.6	On-chip	On-chip	0	3.0	3.6	0.06

- Cautions**
1. Connect the oscillator as closely to the X1 and X2 pins as possible.
  2. Do not wire any other signal lines in the area indicated by the broken lines.
  3. Thoroughly evaluate the matching between the μPD70F3102A-33 and the resonator.



**(b) External clock input ( $T_A = -40$  to  $+85^\circ\text{C}$ )**

**Caution** Input a CMOS level voltage to the X1 pin.

**Cautions when turning on/off the power**

The  $\mu$ PD70F3102A-33 is configured with power supply pins for the internal unit ( $V_{DD}$ ) and for the external pins ( $HV_{DD}$ ).

The operation guaranteed range is  $V_{DD} = HV_{DD} = 3.0$  to  $3.6$  V. The input and output state of ports may be undefined when the voltage exceeds this range.

DC Characteristics (T<sub>A</sub> = -40 to 85°C, V<sub>DD</sub> = HV<sub>DD</sub> = CV<sub>DD</sub> = AV<sub>DD</sub> = 3.0 to 3.6 V, V<sub>SS</sub> = CV<sub>SS</sub> = AV<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Input voltage, high	V <sub>IH</sub>	Except <b>Note 1</b>	0.65HV <sub>DD</sub>		HV <sub>DD</sub> + 0.3	V	
		<b>Note 1</b>	0.8HV <sub>DD</sub>		HV <sub>DD</sub> + 0.3	V	
Input voltage, low	V <sub>IL</sub>	Except <b>Notes 1 and 2</b>	-0.5		0.2HV <sub>DD</sub>	V	
		<b>Note 1</b>	-0.5		0.15HV <sub>DD</sub>	V	
Clock input voltage, high	V <sub>XH</sub>	X1 pin	Direct mode	0.8V <sub>DD</sub>		V <sub>DD</sub> + 0.3	V
			PLL mode	0.8V <sub>DD</sub>		V <sub>DD</sub> + 0.3	V
Clock input voltage, low	V <sub>XL</sub>	X1 pin	Direct mode	-0.3		0.15V <sub>DD</sub>	V
			PLL mode	-0.3		0.15V <sub>DD</sub>	V
Schmitt trigger input threshold voltage	HV <sub>T</sub> <sup>+</sup>	<b>Note 1</b> , rising edge		2.0		V	
	HV <sub>T</sub> <sup>-</sup>	<b>Note 1</b> , falling edge		1.0		V	
Schmitt trigger input hysteresis width	HV <sub>T</sub> <sup>+</sup> -HV <sub>T</sub> <sup>-</sup>	<b>Note 1</b>	0.3			V	
Output voltage, high	V <sub>OH</sub>	I <sub>OH</sub> = -1.0 mA	0.8HV <sub>DD</sub>			V	
Output voltage, low,	V <sub>OL</sub>	I <sub>OL</sub> = 2.5 mA			0.15HV <sub>DD</sub>	V	
Input leakage current, high	I <sub>LIH</sub>	V <sub>I</sub> = HV <sub>DD</sub> , except <b>Note 2</b>			10	μA	
Input leakage current, low	I <sub>LIL</sub>	V <sub>I</sub> = 0 V, except <b>Note 2</b>			-10	μA	
Output leakage current, high	I <sub>LOH</sub>	V <sub>O</sub> = HV <sub>DD</sub>			10	μA	
Output leakage current, low	I <sub>LOL</sub>	V <sub>O</sub> = 0 V			-10	μA	
Supply current <sup>Note 3</sup>	Normal	I <sub>DD1</sub>		2.7 × f <sub>x</sub>	4.5 × f <sub>x</sub>	mA	
	HALT	I <sub>DD2</sub>		1.2 × f <sub>x</sub>	3.0 × f <sub>x</sub>	mA	
	IDLE	I <sub>DD3</sub>		3.0	10.0	mA	
	STOP	I <sub>DD4</sub>	-40°C ≤ T <sub>A</sub> ≤ +40°C		5.0	50	μA
			+40°C < T <sub>A</sub> ≤ +85°C			600	μA

**Notes** 1. P04/INTP100/D<sub>MARQ0</sub> to P07/INTP103/D<sub>MARQ3</sub>, P14/INTP110/D<sub>MAAK0</sub> to P17/INTP113/D<sub>MAAK3</sub>, P34/INTP130, P35/INTP131/SO2, P36/INTP132/SI2, P37/INTP133/S<sub>CK2</sub>, P104/INTP120/T<sub>CO</sub> to P107/INTP123/T<sub>C3</sub>, P114/INTP140, P115/INTP141/SO3, P116/INTP142/SI3, P117/INTP143/S<sub>CK3</sub>, P124/INTP150 to P126/INTP152, P127/INTP153/ADTRG, P02/TCLR10, P12/TCLR11, P32/TCLR13, P102/TCLR12, P112/TCLR14, P122/TCLR15, P03/TI10, P13/TI11, P33/TI13, P103/TI12, P113/TI14, P123/TI15, P20/NMI, P23/RXD0/SI0, P24/S<sub>CK0</sub>, P26/RXD1/SI1, P27/S<sub>CK1</sub>, MODE0 to MODE2, RESET

2. When using the P70/AN10 to P77/AN17 pins as analog inputs.
3. V<sub>DD</sub> + HV<sub>DD</sub> + CV<sub>DD</sub>


**Remarks** 1. TYP. values are reference values for when T<sub>A</sub> = 25°C, V<sub>DD</sub> = HV<sub>DD</sub> = CV<sub>DD</sub> = 3.3 V.  
 2. Direct mode: f<sub>x</sub> (CPU operation frequency) = 2 to 33 MHz  
 PLL mode: f<sub>x</sub> (CPU operation frequency) = 20 to 33 MHz  
 3. The f<sub>x</sub> unit is MHz.

Data Retention Characteristics (T<sub>A</sub> = -40 to +85°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention voltage	V <sub>DDDR</sub>	STOP mode, V <sub>DD</sub> = V <sub>DDDR</sub>	1.5		3.6	V
Data retention current	I <sub>DDDR</sub>	V <sub>DD</sub> = V <sub>DDDR</sub> -40°C ≤ T <sub>A</sub> ≤ +40°C		5.0	50	μA
		+40°C < T <sub>A</sub> ≤ +85°C			600	μA
Supply voltage rise time	t <sub>rVD</sub>		200			μs
Supply voltage fall time	t <sub>fVD</sub>		200			μs
Supply voltage hold time (from STOP mode setting)	t <sub>HVD</sub>		0			ms
STOP release signal input time	t <sub>DREL</sub>		0			ns
Data retention high-level input voltage	V <sub>IHDR</sub>	Note	0.8V <sub>DDDR</sub>		V <sub>DDDR</sub>	V
Data retention low-level input voltage	T <sub>ILDR</sub>	Note	0		0.2V <sub>DDDR</sub>	V

**Note** P04/INTP100/D $\overline{\text{MARQ0}}$  to P07/INTP103/D $\overline{\text{MARQ3}}$ , P14/INTP110/D $\overline{\text{MAAK0}}$  to P17/INTP113/D $\overline{\text{MAAK3}}$ , P34/INTP130, P35/INTP131/SO2, P36/INTP132/SI2, P37/INTP133/SCK2, P104/INTP120/T $\overline{\text{C0}}$  to P107/INTP123/T $\overline{\text{C3}}$ , P114/INTP140, P115/INTP141/SO3, P116/INTP142/SI3, P117/INTP143/SCK3, P124/INTP150 to P126/INTP152, P127/INTP153/ADTRG, P02/TCLR10, P12/TCLR11, P32/TCLR13, P102/TCLR12, P112/TCLR14, P122/TCLR15, P03/TI10, P13/TI11, P33/TI13, P103/TI12, P113/TI14, P123/TI15, P20/NMI, P23/RXD0/SI0, P24/SCK0, P26/RXD1/SI1, P27/SCK1, MODE0 to MODE2,  $\overline{\text{RESET}}$


**Remark** TYP. values are reference values for when T<sub>A</sub> = 25°C.




**AC Characteristics** ( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = HV_{DD} = CV_{DD} = AV_{DD} = 3.0$  to  $3.6$  V,  $V_{SS} = CV_{SS} = AV_{SS} = 0$  V,  
**Output Pin Load Capacitance:  $C_L = 50$  pF**)

**AC Test Input Measurement Points**


- (a) P04/INTP100/ $\overline{\text{DMARQ0}}$  to P07/INTP103/ $\overline{\text{DMARQ3}}$ , P14/INTP110/ $\overline{\text{DMAAK0}}$  to P17/INTP113/ $\overline{\text{DMAAK3}}$ , P34/INTP130, P35/INTP131/SO2, P36/INTP132/SI2, P37/INTP133/SCK2, P104/INTP120/ $\overline{\text{TC0}}$  to P107/INTP123/ $\overline{\text{TC3}}$ , P114/INTP140, P115/INTP141/SO3, P116/INTP142/SI3, P117/INTP143/ $\overline{\text{SCK3}}$ , P124/INTP150 to P126/INTP152, P127/INTP153/ADTRG, P02/TCLR10, P12/TCLR11, P32/TCLR13, P102/TCLR12, P112/TCLR14, P122/TCLR15, P03/TI10, P13/TI11, P33/TI13, P103/TI12, P113/TI14, P123/TI15, P20/NMI, P23/RXD0/SI0, P24/ $\overline{\text{SCK0}}$ , P26/RXD1/SI1, P27/ $\overline{\text{SCK1}}$ , MODE0 to MODE2,  $\overline{\text{RESET}}$




- (b) Other than (a)



**AC Test Output Measurement Points**



**Load Conditions**




**Caution** If the load capacitance exceeds 50 pF due to the circuit configuration, reduce the load capacitance of the device to 50 pF or less by inserting a buffer or by some other means.

(1) Clock timing


Parameter	Symbol	Conditions	MIN.	MAX.	Unit	
X1 input cycle	<1>	$t_{CYX}$	In direct mode	15	250	ns
			In PLL mode	150	250	ns
X1 input high-level width	<2>	$t_{WXH}$	In direct mode	5		ns
			In PLL mode	50		ns
X1 input low-level width	<3>	$t_{WXL}$	In direct mode	5		ns
			In PLL mode	50		ns
X1 input rise time	<4>	$t_{XR}$	In direct mode		4	ns
			In PLL mode		10	ns
X1 input fall time	<5>	$t_{XF}$	In direct mode		4	ns
			In PLL mode		10	ns
CLKOUT output cycle	<6>	$t_{CYK}$	30	100	ns	
CLKOUT high-level width	<7>	$t_{WKH}$	0.5T - 7		ns	
CLKOUT low-level width	<8>	$t_{WKL}$	0.5T - 4		ns	
CLKOUT rise time	<9>	$t_{KR}$		5	ns	
CLKOUT fall time	<10>	$t_{KF}$		5	ns	

Remark T =  $t_{CYK}$



(2) Output waveform (other than CLKOUT)


Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Output rise time	<12>	t <sub>OR</sub>			5	ns
Output fall time	<13>	t <sub>OF</sub>			5	ns



(3) Reset timing

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{RESET}}$ pin high-level width	<14> $t_{\text{WRSH}}$		500		ns
$\overline{\text{RESET}}$ pin low-level width	<15> $t_{\text{WRSL}}$	At power ON, STOP mode release	$500 + T_{\text{OS}}$		ns
		Except at power ON, STOP mode release	500		ns

**Remark**  $T_{\text{OS}}$ : Oscillation stabilization time



(4) SRAM, external ROM, external I/O access timing

(a) Access timing (SRAM, external ROM, external I/O) (1/2)


Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Address, $\overline{CSn}$ output delay time (from CLKOUT↓)	<16> $t_{DKA}$		2	10	ns
Address, $\overline{CSn}$ output hold time (from CLKOUT↓)	<17> $t_{HKA}$		2	10	ns
$\overline{RD}$ , $\overline{IORD}$ ↓ delay time (from CLKOUT↑)	<18> $t_{DKRDL}$		2	14	ns
$\overline{RD}$ , $\overline{IORD}$ ↑ delay time (from CLKOUT↑)	<19> $t_{HKRDH}$		2	14	ns
$\overline{UWR}$ , $\overline{LWR}$ , $\overline{IOWR}$ ↓ delay time (from CLKOUT↑)	<20> $t_{DKWRL}$		2	10	ns
$\overline{UWR}$ , $\overline{LWR}$ , $\overline{IOWR}$ ↑ delay time (from CLKOUT↑)	<21> $t_{HKWRH}$		2	10	ns
$\overline{BCYST}$ ↓ delay time (from CLKOUT↓)	<22> $t_{DKBSL}$		2	10	ns
$\overline{BCYST}$ ↑ delay time (from CLKOUT↓)	<23> $t_{HKBSH}$		2	10	ns
$\overline{WAIT}$ setup time (to CLKOUT↓)	<24> $t_{SWK}$		10		ns
$\overline{WAIT}$ hold time (from CLKOUT↓)	<25> $t_{HKW}$		2		ns
Data input setup time (to CLKOUT↑)	<26> $t_{SKID}$		10		ns
Data input hold time (from CLKOUT↑)	<27> $t_{HKID}$		2		ns
Data output delay time (from CLKOUT↓)	<28> $t_{DKOD}$		2	10	ns
Data output hold time (from CLKOUT↓)	<29> $t_{HKOD}$		2	10	ns

**Remarks** 1. Observe at least one of the data input hold times,  $t_{HKID}$  or  $t_{HRDID}$ .

2.  $n = 0$  to 7



(a) Access timing (SRAM, external ROM, external I/O) (2/2)



- Remarks**
1. Timing when number of waits specified by registers DWC1 and DWC2 is 0.
  2. Broken lines indicate high impedance.
  3. n = 0 to 7

(b) Read timing (SRAM, external ROM, external I/O) (1/2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Data input setup time (to address)	<30>	t <sub>SAID</sub>		$(1.5 + w_D + w)T - 20$	ns
Data input setup time (to $\overline{RD}$ )	<31>	t <sub>SRDID</sub>		$(1 + w_D + w)T - 24$	ns
$\overline{RD}$ , $\overline{IORD}$ low-level width	<32>	t <sub>WRDL</sub>	$(1 + w_D + w)T - 10$		ns
$\overline{RD}$ , $\overline{IORD}$ high-level width	<33>	t <sub>WRDH</sub>	$T - 10$		ns
Delay time from address, CS <sub>n</sub> to $\overline{RD}$ , $\overline{IORD}$ ↓	<34>	t <sub>DARD</sub>	$0.5T - 5$		ns
Delay time from $\overline{RD}$ , $\overline{IORD}$ ↑ to address	<35>	t <sub>DRDA</sub>	$(0.5 + i)T - 5$		ns
Data input hold time (from $\overline{RD}$ , $\overline{IORD}$ ↑)	<36>	t <sub>HRDID</sub>	0		ns
Delay time from $\overline{RD}$ , $\overline{IORD}$ ↑ to data output	<37>	t <sub>DRDOD</sub>	$(0.5 + i)T - 10$		ns
$\overline{WAIT}$ setup time (to address)	<38>	t <sub>SAW</sub>	<b>Note</b>	$T - 20$	ns
$\overline{WAIT}$ setup time (to $\overline{BCYST}$ ↓)	<39>	t <sub>SBSW</sub>	<b>Note</b>	$T - 20$	ns
$\overline{WAIT}$ hold time (from $\overline{BCYST}$ ↑)	<40>	t <sub>HBSW</sub>	<b>Note</b>	0	ns

**Note** During the first  $\overline{WAIT}$  sampling, when the number of waits specified by registers DWC1 and DWC2 is 0.

**Remarks 1.**  $T = t_{CYK}$

**2.**  $w$ : Number of waits due to  $\overline{WAIT}$


**3.**  $w_D$ : Number of waits specified by registers DWC1, DWC2

**4.**  $i$ : Number of idle states inserted when a write cycle follows the read cycle.

**5.** Observe at least one of the data input hold times,  $t_{HKID}$  or  $t_{HRDID}$ .

**6.**  $n = 0$  to 7

(b) Read timing (SRAM, external ROM, external I/O) (2/2)



- Remarks**
1. Timing when the number of waits specified by registers DWC1 and DWC2 is 0.
  2. Broken lines indicate high impedance.
  3.  $n = 0$  to 7


(c) Write timing (SRAM, external ROM, external I/O) (1/2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{WAIT}}$ setup time (to address)	<38> $t_{\text{SAW}}$	<b>Note</b>		$T - 20$	ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{BCYST}}\downarrow$ )	<39> $t_{\text{BSW}}$	<b>Note</b>		$T - 20$	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{BCYST}}\uparrow$ )	<40> $t_{\text{HBSW}}$	<b>Note</b>	0		ns
Delay time from address, $\overline{\text{CSn}}$ to $\overline{\text{UWR}}$ , $\overline{\text{LWR}}$ , $\overline{\text{IOWR}}\downarrow$	<41> $t_{\text{DAWR}}$		$0.5T - 5$		ns
Address setup time (to $\overline{\text{UWR}}$ , $\overline{\text{LWR}}$ , $\overline{\text{IOWR}}\uparrow$ )	<42> $t_{\text{SAWR}}$		$(1.5 + w_D + w)T - 10$		ns
Delay time from $\overline{\text{UWR}}$ , $\overline{\text{LWR}}$ , $\overline{\text{IOWR}}\uparrow$ to address	<43> $t_{\text{DWRA}}$		$0.5T - 5$		ns
$\overline{\text{UWR}}$ , $\overline{\text{LWR}}$ , $\overline{\text{IOWR}}$ high-level width	<44> $t_{\text{WWRH}}$		$T - 10$		ns
$\overline{\text{UWR}}$ , $\overline{\text{LWR}}$ , $\overline{\text{IOWR}}$ low-level width	<45> $t_{\text{WRL}}$		$(1 + w_D + w)T - 10$		ns
Data output setup time (to $\overline{\text{UWR}}$ , $\overline{\text{LWR}}$ , $\overline{\text{IOWR}}\uparrow$ )	<46> $t_{\text{SODWR}}$		$(1.5 + w_D + w)T - 10$		ns
Data output hold time (from $\overline{\text{UWR}}$ , $\overline{\text{LWR}}$ , $\overline{\text{IOWR}}\uparrow$ )	<47> $t_{\text{HWROD}}$		$0.5T - 5$		ns

**Note** During the first  $\overline{\text{WAIT}}$  sampling, when the number of waits specified by registers DWC1 and DWC2 is 0.

- Remarks**
1.  $T = t_{\text{CYK}}$
  2.  $w$ : Number of waits due to  $\overline{\text{WAIT}}$
  3.  $w_D$ : Number of waits specified by registers DWC1 and DWC2
  4.  $n = 0$  to 7

(c) Write timing (SRAM, external ROM, external I/O) (2/2)



- Remarks**
1. Timing when the number of waits specified by registers DWC1 and DWC2 is 0.
  2. Broken lines indicate high impedance.
  3.  $n = 0$  to 7

(d) DMA flyby transfer timing (SRAM → external I/O transfer) (1/2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{WAIT}}$ setup time (to CLKOUT↓)	<24>	t <sub>SWK</sub>	10		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT↓)	<25>	t <sub>HKW</sub>	2		ns
$\overline{\text{RD}}$ low-level width	<32>	t <sub>WRDL</sub>	$(1 + w_D + w_F + w)T - 10$		ns
$\overline{\text{RD}}$ high-level width	<33>	t <sub>WRDH</sub>	$T - 10$		ns
Delay time from address, $\overline{\text{CS}}_n$ to $\overline{\text{RD}}\downarrow$	<34>	t <sub>DARD</sub>	$0.5T - 5$		ns
Delay time from $\overline{\text{RD}}\uparrow$ to address	<35>	t <sub>DRDA</sub>	$(0.5 + i)T - 5$		ns
Delay time from $\overline{\text{RD}}\uparrow$ to data output	<37>	t <sub>DRDOD</sub>	$(0.5 + i)T - 10$		ns
$\overline{\text{WAIT}}$ setup time (to address)	<38>	t <sub>SAW</sub>	<b>Note</b>	$T - 20$	ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{BCYST}}\downarrow$ )	<39>	t <sub>SBSW</sub>	<b>Note</b>	$T - 20$	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{BCYST}}\uparrow$ )	<40>	t <sub>HBSW</sub>	<b>Note</b>	0	ns
Delay time from address to $\overline{\text{IOWR}}\downarrow$	<41>	t <sub>DAWR</sub>	$0.5T - 5$		ns
Address setup time (to $\overline{\text{IOWR}}\uparrow$ )	<42>	t <sub>SAWR</sub>	$(1.5 + w_D + w)T - 10$		ns
Delay time from $\overline{\text{IOWR}}\uparrow$ to address	<43>	t <sub>DWRA</sub>	$0.5T - 5$		ns
$\overline{\text{IOWR}}$ high-level width	<44>	t <sub>WWRH</sub>	$T - 10$		ns
$\overline{\text{IOWR}}$ low-level width	<45>	t <sub>WWRL</sub>	$(1 + w_D + w)T - 10$		ns
Delay time from $\overline{\text{IOWR}}\uparrow$ to $\overline{\text{RD}}\uparrow$	<48>	t <sub>DWRRD</sub>	W <sub>F</sub> = 0	0	ns
			W <sub>F</sub> = 1	$T - 10$	ns
Delay time from $\overline{\text{DMAAK}}_m\downarrow$ to $\overline{\text{IOWR}}\downarrow$	<49>	t <sub>DDAWR</sub>	$0.5T - 10$		ns
Delay time from $\overline{\text{IOWR}}\uparrow$ to $\overline{\text{DMAAK}}_m\uparrow$	<50>	t <sub>DWRDA</sub>	$(0.5 + w_F)T - 10$		ns

**Note** During the first  $\overline{\text{WAIT}}$  sampling, when the number of waits specified by registers DWC1 and DWC2 is 0.

**Remarks 1.**  $T = t_{\text{CYK}}$

**2.**  $w$ : Number of waits due to  $\overline{\text{WAIT}}$


**3.**  $w_D$ : Number of waits specified by registers DWC1, DWC2

**4.**  $w_F$ : Number of waits inserted to source-side access during DMA flyby transfer

**5.**  $i$ : Number of idle states inserted when a write cycle follows the read cycle

**6.**  $n = 0$  to 7,  $m = 0$  to 3

(d) DMA flyby transfer timing (SRAM → external I/O transfer) (2/2)



- Remarks**
1. Timing when the number of waits specified by registers DWC1 and DWC2 is 0 and  $w_F = 0$ .
  2. Broken lines indicate high impedance.
  3.  $n = 0$  to 7,  $m = 0$  to 3

(e) DMA flyby transfer timing (external I/O → SRAM transfer) (1/2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{WAIT}}$ setup time (to CLKOUT↓)	<24>	t <sub>SWK</sub>	10		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT↓)	<25>	t <sub>HKW</sub>	2		ns
$\overline{\text{IORD}}$ low-level width	<32>	t <sub>WRDL</sub>	$(1 + w_D + w_F + w)T - 10$		ns
$\overline{\text{IORD}}$ high-level width	<33>	t <sub>WRDH</sub>	$T - 10$		ns
Delay time from address, $\overline{\text{CSn}}$ to $\overline{\text{IORD}}$ ↓	<34>	t <sub>DARD</sub>	$0.5T - 5$		ns
Delay time from $\overline{\text{IORD}}$ ↑ to address	<35>	t <sub>DRDA</sub>	$(0.5 + i)T - 5$		ns
Delay time from $\overline{\text{IORD}}$ ↑ to data output	<37>	t <sub>DRDOD</sub>	$(0.5 + i)T - 10$		ns
$\overline{\text{WAIT}}$ setup time (to address)	<38>	t <sub>SAW</sub>	<b>Note</b>	$T - 20$	ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{BCYST}}$ ↓)	<39>	t <sub>SBSW</sub>	<b>Note</b>	$T - 20$	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{BCYST}}$ ↑)	<40>	t <sub>HBSW</sub>	<b>Note</b>	0	ns
Delay time from address to $\overline{\text{UWR}}$ , $\overline{\text{LWR}}$ ↓	<41>	t <sub>DAWR</sub>	$0.5T - 5$		ns
Address setup time (to $\overline{\text{UWR}}$ , $\overline{\text{LWR}}$ ↑)	<42>	t <sub>SAWR</sub>	$(1.5 + w_D + w)T - 10$		ns
Delay time from $\overline{\text{UWR}}$ , $\overline{\text{LWR}}$ ↑ to address	<43>	t <sub>DWRA</sub>	$0.5T - 5$		ns
$\overline{\text{UWR}}$ , $\overline{\text{LWR}}$ high-level width	<44>	t <sub>WWRH</sub>	$T - 10$		ns
$\overline{\text{UWR}}$ , $\overline{\text{LWR}}$ low-level width	<45>	t <sub>WWRL</sub>	$(1 + w_D + w)T - 10$		ns
Delay time from $\overline{\text{UWR}}$ , $\overline{\text{LWR}}$ ↑ to $\overline{\text{IORD}}$ ↑	<48>	t <sub>DWRRD</sub>	W <sub>F</sub> = 0	0	ns
			W <sub>F</sub> = 1	$T - 10$	ns
Delay time from $\overline{\text{DMAAKm}}$ ↓ to $\overline{\text{IORD}}$ ↓	<51>	t <sub>DDARD</sub>	$0.5T - 10$		ns
Delay time from $\overline{\text{IORD}}$ ↑ to $\overline{\text{DMAAKm}}$ ↑	<52>	t <sub>DRDDA</sub>	$0.5T - 10$		ns

**Note** During the first  $\overline{\text{WAIT}}$  sampling, when the number of waits specified by registers DWC1 and DWC2 is 0.

**Remarks 1.**  $T = t_{\text{CYK}}$

2. w: Number of waits due to  $\overline{\text{WAIT}}$

3. w<sub>D</sub>: Number of waits specified by registers DWC1 and DWC2.


4. w<sub>F</sub>: Number of waits inserted to source-side access during DMA flyby transfer.

5. i: Number of idle states inserted when a write cycle follows the read cycle.

6. n = 0 to 7, m = 0 to 3



(e) DMA flyby transfer timing (external I/O → SRAM transfer) (2/2)



- Remarks**
1. Timing when the number of waits specified by registers DWC1 and DWC2 is 0 and  $w_F = 0$ .
  2. Broken lines indicate high impedance.
  3.  $n = 0$  to 7,  $m = 0$  to 3


(5) Page ROM access timing (1/2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{WAIT}}$ setup time (to CLKOUT↓)	<24> t <sub>SWK</sub>		10		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT↓)	<25> t <sub>HKW</sub>		2		ns
Data input setup time (to CLKOUT↑)	<26> t <sub>SKID</sub>		10		ns
Data input hold time (from CLKOUT↑)	<27> t <sub>HKID</sub>		2		ns
Off-page data input setup time (to address)	<30> t <sub>SAID</sub>			$(1.5 + w_D + w)T - 20$	ns
Off-page data input setup time (to $\overline{\text{RD}}$ )	<31> t <sub>SRDID</sub>			$(1 + w_D + w)T - 24$	ns
Off-page $\overline{\text{RD}}$ low-level width	<32> t <sub>WRDL</sub>		$(1 + w_D + w)T - 10$		ns
$\overline{\text{RD}}$ high-level width	<33> t <sub>WRDH</sub>		$0.5T - 10$		ns
Data input hold time (from $\overline{\text{RD}}$ )	<36> t <sub>HRDID</sub>		0		ns
Delay time from $\overline{\text{RD}}\uparrow$ to data output	<37> t <sub>DRDOD</sub>		$(0.5 + i)T - 10$		ns
On-page $\overline{\text{RD}}$ low-level width	<53> t <sub>WORDL</sub>		$(1.5 + w_{PR} + w)T - 10$		ns
On-page data input setup time (to address)	<54> t <sub>SOAID</sub>			$(1.5 + w_{PR} + w)T - 20$	ns
On-page data input setup time (to $\overline{\text{RD}}$ )	<55> t <sub>SORDID</sub>			$(1.5 + w_{PR} + w)T - 24$	ns

Remarks 1. T = t<sub>CYK</sub>

2. w: Number of waits due to  $\overline{\text{WAIT}}$
3. w<sub>D</sub>: Number of waits specified by registers DWC1 and DWC2.
4. w<sub>PR</sub>: Number of waits specified by register PRC.
5. i: Number of idle states inserted when a write cycle follows the read cycle.
6. Observe at least one of the data input hold times, t<sub>HKID</sub> or t<sub>HRDID</sub>.

(5) Page ROM access timing (2/2)



**Note** On-page addresses and off-page addresses are as follows.

PRC Register			On-Page Address	Off-Page Address
MA5	MA4	MA3		
0	0	0	A0, A1	A2 to A23
0	0	1	A0 to A2	A3 to A23
0	1	1	A0 to A3	A4 to A23
1	1	1	A0 to A4	A5 to A23

**Remarks 1.** These timings are for the following cases:

Number of waits (TDW) specified by registers DWC1 and DWC2: 1

Number of waits (TPRW) specified by register PRC: 1

2. Broken lines indicate high impedance.

3. n = 0 to 7

(6) DRAM access timing

(a) Read timing (high-speed page DRAM access, normal access: off-page) (1/3)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{WAIT}}$ setup time (to CLKOUT↓)	<24> t <sub>SWK</sub>		10		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT↓)	<25> t <sub>HKW</sub>		2		ns
Data input setup time (to CLKOUT↑)	<26> t <sub>SKID</sub>		10		ns
Data input hold time (from CLKOUT↑)	<27> t <sub>HKID</sub>		2		ns
Delay time from $\overline{\text{OE}}\uparrow$ to data output	<37> t <sub>DRDOD</sub>		$(0.5 + i)T - 10$		ns
Row address setup time	<56> t <sub>ASR</sub>		$(0.5 + W_{RP})T - 10$		ns
Row address hold time	<57> t <sub>RAH</sub>		$(0.5 + W_{RH})T - 10$		ns
Column address setup time	<58> t <sub>ASC</sub>		$0.5T - 10$		ns
Column address hold time	<59> t <sub>CAH</sub>		$(1.5 + W_{DA} + w)T - 10$		ns
Read/write cycle time	<60> t <sub>RC</sub>		$(3 + W_{RP} + W_{RH} + W_{DA} + w)T - 10$		ns
$\overline{\text{RAS}}$ precharge time	<61> t <sub>RP</sub>		$(0.5 + W_{RP})T - 5$		ns
$\overline{\text{RAS}}$ pulse time	<62> t <sub>RAS</sub>		$(2.5 + W_{RH} + W_{DA} + w)T - 10$		ns
$\overline{\text{RAS}}$ hold time	<63> t <sub>RSH</sub>		$(1.5 + W_{DA} + w)T - 10$		ns
Column address read time for $\overline{\text{RAS}}$	<64> t <sub>RAL</sub>		$(2 + W_{DA} + w)T - 10$		ns
$\overline{\text{CAS}}$ pulse width	<65> t <sub>CAS</sub>		$(1 + W_{DA} + w)T - 10$		ns
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	<66> t <sub>CRP</sub>		$(1 + W_{RP})T - 10$		ns
$\overline{\text{CAS}}$ hold time	<67> t <sub>CSH</sub>		$(2 + W_{RH} + W_{DA} + w)T - 10$		ns
$\overline{\text{WE}}$ setup time	<68> t <sub>RCS</sub>		$(2 + W_{RP} + W_{RH})T - 10$		ns
$\overline{\text{WE}}$ hold time (from $\overline{\text{RAS}}\uparrow$ )	<69> t <sub>RRH</sub>		$0.5T - 10$		ns
$\overline{\text{WE}}$ hold time (from $\overline{\text{CAS}}\uparrow$ )	<70> t <sub>RCH</sub>		$T - 10$		ns
$\overline{\text{CAS}}$ precharge time	<71> t <sub>CPN</sub>		$(2 + W_{RP} + W_{RH})T - 5$		ns
Output enable access time	<72> t <sub>OEa</sub>			$(2 + W_{RP} + W_{RH} + W_{DA} + w)T - 20$	ns
$\overline{\text{RAS}}$ access time	<73> t <sub>RAC</sub>			$(2 + W_{RH} + W_{DA} + w)T - 20$	ns
Access time from column address	<74> t <sub>AA</sub>			$(1.5 + W_{DA} + w)T - 20$	ns
$\overline{\text{CAS}}$ access time	<75> t <sub>CAC</sub>			$(1 + W_{DA} + w)T - 20$	ns

Remarks 1. T = t<sub>cyk</sub>

2. w: Number of waits due to  $\overline{\text{WAIT}}$

3. W<sub>RP</sub>: Number of waits specified by RPCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)

4. W<sub>RH</sub>: Number of waits specified by RHCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)

5. W<sub>DA</sub>: Number of waits specified by DACxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)

6. i: Number of idle states inserted when a write cycle follows the read cycle.


(a) Read timing (high-speed page DRAM access, normal access: off-page) (2/3)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{RAS}}$ column address delay time	<76> $t_{\text{RAD}}$		$(0.5 + W_{\text{RH}})T - 10$		ns
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	<77> $t_{\text{RCD}}$		$(1 + W_{\text{RH}})T - 10$		ns
Output buffer turn off delay time (from $\overline{\text{OE}}\uparrow$ )	<78> $t_{\text{OEZ}}$		0		ns
Output buffer turn off delay time (from $\overline{\text{CAS}}\uparrow$ )	<79> $t_{\text{OFF}}$		0		ns

**Remarks 1.**  $T = t_{\text{CYK}}$

**2.**  $W_{\text{RH}}$ : Number of waits specified by RHCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)

(a) Read timing (high-speed page DRAM access, normal access: off-page) (3/3)



Remarks 1. These timings are for the following cases (n = 0 to 3, xx = 00 to 03, 10 to 13):

- Number of waits (TRPW) specified by RPCxx bit of register DRCn: 1
- Number of waits (TRHW) specified by RHCxx bit of register DRCn: 1
- Number of waits (TDAW) specified by DACxx bit of register DRCn: 1

- 2. Broken lines indicate high impedance.
- 3. n = 0 to 7

[MEMO]

(b) Read timing (high-speed DRAM access: on-page) (1/2)


Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Data input setup time (to CLKOUT↑)	<26> t <sub>SKID</sub>		10		ns
Data input hold time (from CLKOUT↑)	<27> t <sub>HKID</sub>		2		ns
Delay time from OE↑ to data output	<37> t <sub>DRDOD</sub>		(0.5 + i)T - 10		ns
Column address setup time	<58> t <sub>ASC</sub>		(0.5 + W <sub>CP</sub> )T - 10		ns
Column address hold time	<59> t <sub>CAH</sub>		(1.5 + W <sub>DA</sub> )T - 10		ns
RAS hold time	<63> t <sub>RSH</sub>		(1.5 + W <sub>DA</sub> )T - 10		ns
Column address read time for RAS	<64> t <sub>RAL</sub>		(2 + W <sub>CP</sub> + W <sub>DA</sub> )T - 10		ns
CAS pulse width	<65> t <sub>CAS</sub>		(1 + W <sub>DA</sub> )T - 10		ns
WE setup time (to CAS↓)	<68> t <sub>RCS</sub>		(1 + W <sub>CP</sub> )T - 10		ns
WE hold time (from RAS↑)	<69> t <sub>RRH</sub>		0.5 T - 10		ns
WE hold time (from CAS↑)	<70> t <sub>RCH</sub>		T - 10		ns
Output enable access time	<72> t <sub>OEA</sub>			(1 + W <sub>CP</sub> + W <sub>DA</sub> )T - 20	ns
Access time from column address	<74> t <sub>AA</sub>			(1.5 + W <sub>CP</sub> + W <sub>DA</sub> )T - 20	ns
CAS access time	<75> t <sub>CAC</sub>			(1 + W <sub>DA</sub> )T - 20	ns
Output buffer turn-off delay time (from OE↑)	<78> t <sub>OEZ</sub>		0		ns
Output buffer turn-off delay time (from CAS↑)	<79> t <sub>OFF</sub>		0		ns
Access time from CAS precharge	<80> t <sub>ACP</sub>			(2 + W <sub>CP</sub> + W <sub>DA</sub> )T - 20	ns
CAS precharge time	<81> t <sub>CP</sub>		(1 + W <sub>CP</sub> )T - 5		ns
High-speed page mode cycle time	<82> t <sub>PC</sub>		(2 + W <sub>CP</sub> + W <sub>DA</sub> )T - 10		ns
RAS hold time from CAS precharge	<83> t <sub>RHCP</sub>		(2.5 + W <sub>CP</sub> + W <sub>DA</sub> )T - 10		ns

Remarks 1. T = t<sub>CYK</sub>

2. W<sub>CP</sub>: Number of waits specified by CPCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
3. W<sub>DA</sub>: Number of waits specified by DACxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
4. i: Number of idle states inserted when a write cycle follows the read cycle.



(b) Read timing (high-speed DRAM access: on-page) (2/2)



**Remarks 1.** These timings are for the following cases (n = 0 to 3, xx = 00 to 03, 10 to 13):

Number of waits (TCPW) specified by CPCxx bit of register DRCn: 1

Number of waits (TDAW) specified by DACxx bit of register DRCn: 1

**2.** Broken lines indicate high impedance.

**3.** n = 0 to 7


(c) Write timing (high-speed page DRAM access, normal access: off-page) (1/2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{WAIT}}$ setup time (to CLKOUT↓)	<24> $t_{\text{SWK}}$		10		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT↓)	<25> $t_{\text{HKW}}$		2		ns
Row address setup time	<56> $t_{\text{ASR}}$		$(0.5 + W_{\text{RP}})T - 10$		ns
Row address hold time	<57> $t_{\text{RAH}}$		$(0.5 + W_{\text{RH}})T - 10$		ns
Column address setup time	<58> $t_{\text{ASC}}$		$0.5T - 10$		ns
Column address hold time	<59> $t_{\text{CAH}}$		$(1.5 + W_{\text{DA}} + w)T - 10$		ns
Read/write cycle time	<60> $t_{\text{RC}}$		$(3 + W_{\text{RP}} + W_{\text{RH}} + W_{\text{DA}} + w)T - 10$		ns
$\overline{\text{RAS}}$ precharge time	<61> $t_{\text{RP}}$		$(0.5 + W_{\text{RP}})T - 5$		ns
$\overline{\text{RAS}}$ pulse time	<62> $t_{\text{RAS}}$		$(2.5 + W_{\text{RH}} + W_{\text{DA}} + w)T - 10$		ns
$\overline{\text{RAS}}$ hold time	<63> $t_{\text{RSH}}$		$(1.5 + W_{\text{DA}} + w)T - 10$		ns
Column address read time (from $\overline{\text{RAS}}\uparrow$ )	<64> $t_{\text{RAL}}$		$(2 + W_{\text{DA}} + w)T - 10$		ns
$\overline{\text{CAS}}$ pulse width	<65> $t_{\text{CAS}}$		$(1 + W_{\text{DA}} + w)T - 10$		ns
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	<66> $t_{\text{CRP}}$		$(1 + W_{\text{RH}})T - 10$		ns
$\overline{\text{CAS}}$ hold time	<67> $t_{\text{CSH}}$		$(2 + W_{\text{RH}} + W_{\text{DA}} + w)T - 10$		ns
$\overline{\text{CAS}}$ precharge time	<71> $t_{\text{CPN}}$		$(2 + W_{\text{RP}} + W_{\text{RH}})T - 5$		ns
$\overline{\text{RAS}}$ column address delay time	<76> $t_{\text{RAD}}$		$(0.5 + W_{\text{RH}})T - 10$		ns
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	<77> $t_{\text{RCD}}$		$(1 + W_{\text{RH}})T - 10$		ns
$\overline{\text{WE}}$ setup time (to $\overline{\text{CAS}}\downarrow$ )	<84> $t_{\text{WCS}}$		$(1 + W_{\text{RP}} + W_{\text{RH}})T - 10$		ns
$\overline{\text{WE}}$ hold time (from $\overline{\text{CAS}}\downarrow$ )	<85> $t_{\text{WCH}}$		$(1 + W_{\text{DA}} + w)T - 10$		ns
Data setup time (to $\overline{\text{CAS}}\downarrow$ )	<86> $t_{\text{DS}}$		$(1.5 + W_{\text{RP}} + W_{\text{RH}})T - 10$		ns
Data hold time (from $\overline{\text{CAS}}\downarrow$ )	<87> $t_{\text{DH}}$		$(1.5 + W_{\text{DA}} + w)T - 10$		ns

Remarks 1.  $T = t_{\text{CYK}}$

2.  $w$ : Number of waits due to  $\overline{\text{WAIT}}$
3.  $W_{\text{RP}}$ : Number of waits specified by  $\text{RPCxx}$  bit of register  $\text{DRCn}$  ( $n = 0$  to  $3$ ,  $\text{xx} = 00$  to  $03$ ,  $10$  to  $13$ )
4.  $W_{\text{RH}}$ : Number of waits specified by  $\text{RHCxx}$  bit of register  $\text{DRCn}$  ( $n = 0$  to  $3$ ,  $\text{xx} = 00$  to  $03$ ,  $10$  to  $13$ )
5.  $W_{\text{DA}}$ : Number of waits specified by  $\text{DACxx}$  bit of register  $\text{DRCn}$  ( $n = 0$  to  $3$ ,  $\text{xx} = 00$  to  $03$ ,  $10$  to  $13$ )

(c) Write timing (high-speed page DRAM access, normal access: off-page) (2/2)



**Remarks 1.** These timings are for the following cases (n = 0 to 3, xx = 00 to 03, 10 to 13):

- Number of waits (TRPW) specified by RPCxx bit of register DRCn: 1
- Number of waits (TRHW) specified by RHCxx bit of register DRCn: 1
- Number of waits (TDAW) specified by DACxx bit of register DRCn: 1

2. Broken lines indicate high impedance.
3. n = 0 to 7


## (d) Write timing (high-speed page DRAM access: on-page) (1/2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Column address setup time	<58> $t_{ASC}$		$(0.5 + W_{CP})T - 10$		ns
Column address hold time	<59> $t_{CAH}$		$(1.5 + W_{DA})T - 10$		ns
$\overline{RAS}$ hold time	<63> $t_{RSH}$		$(1.5 + W_{DA})T - 10$		ns
Column address read time (from $\overline{RAS}\uparrow$ )	<64> $t_{RAL}$		$(2 + W_{CP} + W_{DA})T - 10$		ns
$\overline{CAS}$ pulse width	<65> $t_{CAS}$		$(1 + W_{DA})T - 10$		ns
$\overline{CAS}$ precharge time	<81> $t_{CP}$		$(1 + W_{CP})T - 5$		ns
$\overline{RAS}$ hold time for $\overline{CAS}$ precharge	<83> $t_{RHCP}$		$(2.5 + W_{CP} + W_{DA})T - 10$		ns
$\overline{WE}$ setup time (to $\overline{CAS}\downarrow$ )	<84> $t_{WCS}$	$W_{CP} \geq 1$	$W_{CP}T - 10$		ns
$\overline{WE}$ hold time (from $\overline{CAS}\downarrow$ )	<85> $t_{WCH}$		$(1 + W_{DA})T - 10$		ns
Data setup time (to $\overline{CAS}\downarrow$ )	<86> $t_{DS}$		$(0.5 + W_{CP})T - 10$		ns
Data hold time (from $\overline{CAS}\downarrow$ )	<87> $t_{DH}$		$(1.5 + W_{DA})T - 10$		ns
$\overline{WE}$ read time (from $\overline{RAS}\uparrow$ )	<88> $t_{RWL}$	$W_{CP} = 0$	$(1.5 + W_{DA})T - 10$		ns
$\overline{WE}$ read time (from $\overline{CAS}\uparrow$ )	<89> $t_{CWL}$	$W_{CP} = 0$	$(1 + W_{DA})T - 10$		ns
Data setup time (to $\overline{WE}\downarrow$ )	<90> $t_{DSWE}$	$W_{CP} = 0$	$0.5T - 10$		ns
Data hold time (from $\overline{WE}\downarrow$ )	<91> $t_{DHWE}$	$W_{CP} = 0$	$(1.5 + W_{DA})T - 10$		ns
$\overline{WE}$ pulse width	<92> $t_{WP}$	$W_{CP} = 0$	$(1 + W_{DA})T - 10$		ns

**Remarks 1.**  $T = t_{CYK}$

2.  $W_{CP}$ : Number of waits specified by CPCxx bit of register DRCn ( $n = 0$  to 3, xx = 00 to 03, 10 to 13)
3.  $W_{DA}$ : Number of waits specified by DACxx bit of register DRCn ( $n = 0$  to 3, xx = 00 to 03, 10 to 13)

(d) Write timing (high-speed page DRAM access: on-page) (2/2)



- Remarks 1.** These timings are for the following cases (n = 0 to 3, xx = 00 to 03, 10 to 13):
- Number of waits (TCPW) specified by CPCxx bit of register DRCn: 1
  - Number of waits (TDAW) specified by DACxx bit of register DRCn: 1
- 2.** Broken lines indicate high impedance.
- 3.** n = 0 to 7

(e) Read timing (EDO DRAM) (1/3)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Data input setup time (to CLKOUT↑)	<26> t <sub>SKID</sub>		10		ns
Data input hold time (from CLKOUT↑)	<27> t <sub>HKID</sub>		2		ns
Data output delay time from $\overline{OE}$ ↑	<37> t <sub>DRDOD</sub>		$(0.5 + i)T - 10$		ns
Row address setup time	<56> t <sub>ASR</sub>		$(0.5 + WRP)T - 10$		ns
Row address hold time	<57> t <sub>RAH</sub>		$(0.5 + WRH)T - 10$		ns
Column address setup time	<58> t <sub>ASC</sub>		$0.5T - 10$		ns
Column address hold time	<59> t <sub>CAH</sub>		$(0.5 + WDA)T - 10$		ns
$\overline{RAS}$ precharge time	<61> t <sub>RP</sub>		$(0.5 + WRP)T - 5$		ns
Column address read time (to $\overline{RAS}$ ↑)	<64> t <sub>RAL</sub>		$(2 + WCP + WDA)T - 10$		ns
$\overline{CAS}$ to $\overline{RAS}$ precharge time	<66> t <sub>CRP</sub>		$(1 + WRP)T - 10$		ns
$\overline{CAS}$ hold time	<67> t <sub>CSH</sub>		$(1.5 + WRH + WDA)T - 10$		ns
$\overline{WE}$ setup time (to $\overline{CAS}$ ↓)	<68> t <sub>RCS</sub>		$(2 + WRP + WRH)T - 10$		ns
$\overline{WE}$ hold time (from $\overline{RAS}$ ↑)	<69> t <sub>RRH</sub>		$0.5T - 10$		ns
$\overline{WE}$ hold time (from $\overline{CAS}$ ↑)	<70> t <sub>RCH</sub>		$1.5T - 10$		ns
$\overline{RAS}$ access time	<73> t <sub>RAC</sub>			$(2 + WRH + WDA)T - 20$	ns
Access time from column address	<74> t <sub>AA</sub>			$(1.5 + WDA)T - 20$	ns
$\overline{CAS}$ access time	<75> t <sub>CAC</sub>			$(1 + WDA)T - 20$	ns
Delay time from $\overline{RAS}$ to column address	<76> t <sub>RAD</sub>		$(0.5 + WRH)T - 10$		ns
$\overline{RAS}$ to $\overline{CAS}$ delay time	<77> t <sub>RCD</sub>		$(1 + WRH)T - 10$		ns
Output buffer turn-off delay time (from $\overline{OE}$ )	<78> t <sub>OEZ</sub>		0		ns
Access time from $\overline{CAS}$ precharge	<80> t <sub>ACP</sub>			$(1.5 + WCP + WDA)T - 20$	ns
$\overline{CAS}$ precharge time	<81> t <sub>CP</sub>		$(0.5 + WCP)T - 5$		ns
$\overline{RAS}$ hold time for $\overline{CAS}$ precharge	<83> t <sub>RHCP</sub>		$(2 + WCP + WDA)T - 10$		ns
Read cycle time	<93> t <sub>HPC</sub>		$(1 + WDA + WCP)T - 10$		ns
$\overline{RAS}$ pulse width	<94> t <sub>RASP</sub>		$(2.5 + WRH + WDA)T - 10$		ns
$\overline{CAS}$ pulse width	<95> t <sub>HCAS</sub>		$(0.5 + WDA)T - 10$		ns
$\overline{CAS}$ hold time from $\overline{OE}$	Off-page	<96> t <sub>OCH1</sub>	$(2 + WRH + WDA)T - 10$		ns
	On-page	<97> t <sub>OCH2</sub>	$(0.5 + WDA)T - 10$		ns
Data input hold time (from $\overline{CAS}$ ↓)	<98> t <sub>DHC</sub>		0		ns

Remarks 1. T = t<sub>CYK</sub>

2. WRP: Number of waits specified by RPCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
3. WRH: Number of waits specified by RHCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
4. WDA: Number of waits specified by DACxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
5. WCP: Number of waits specified by CPCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
6. i: Number of idle states inserted when a write cycle follows the read cycle.


(e) Read timing (EDO DRAM) (2/3)

Parameter		Symbol		Conditions	MIN.	MAX.	Unit
Output enable access time	Off-page	<99>	t <sub>OE1</sub>			$(2 + W_{RP} + W_{RH} + W_{DA})T - 20$	ns
	On-page	<100>	t <sub>OE2</sub>			$(1 + W_{CP} + W_{DA})T - 20$	ns

**Remarks 1.** T = t<sub>CYK</sub>

2. W<sub>RP</sub>: Number of waits specified by RPCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
3. W<sub>RH</sub>: Number of waits specified by RHCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
4. W<sub>DA</sub>: Number of waits specified by DACxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
5. W<sub>CP</sub>: Number of waits specified by CPCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)

(e) Read timing (EDO DRAM) (3/3)



**Note** In case of on-page access from another cycle, while  $\overline{RASn}$  is low level.

**Remarks 1.** These timings are for the following cases (n = 0 to 3, xx = 00 to 03, 10 to 13):

- Number of waits (TRPW) specified by RPCxx bit of register DRCn: 1
- Number of waits (TRHW) specified by RHCxx bit of register DRCn: 1
- Number of waits (TDAW) specified by DACxx bit of register DRCn: 1
- Number of waits (TCPW) specified by CPCxx bit of register DRCn: 1

2. Broken lines indicate high impedance.
3. n = 0 to 7



[MEMO]


(f) Write timing (EDO DRAM) (1/2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Row address setup time	<56> $t_{ASR}$		$(0.5 + W_{RP})T - 10$		ns
Row address hold time	<57> $t_{RAH}$		$(0.5 + W_{RH})T - 10$		ns
Column address setup time	<58> $t_{ASC}$		$0.5T - 10$		ns
Column address hold time	<59> $t_{CAH}$		$(0.5 + W_{DA})T - 10$		ns
$\overline{RAS}$ precharge time	<61> $t_{RP}$		$(0.5 + W_{RP})T - 5$		ns
$\overline{RAS}$ hold time	<63> $t_{RSH}$		$(1.5 + W_{DA})T - 10$		ns
Column address read time (to $\overline{RAS}\uparrow$ )	<64> $t_{RAL}$		$(2 + W_{CP} + W_{DA})T - 10$		ns
$\overline{CAS}$ to $\overline{RAS}$ precharge time	<66> $t_{CRP}$		$(1 + W_{RP})T - 10$		ns
$\overline{CAS}$ hold time	<67> $t_{CSH}$		$(1.5 + W_{RH} + W_{DA})T - 10$		ns
Delay time from $\overline{RAS}$ to column address	<76> $t_{RAD}$		$(0.5 + W_{RH})T - 10$		ns
$\overline{RAS}$ to $\overline{CAS}$ delay time	<77> $t_{RCD}$		$(1 + W_{RH})T - 10$		ns
$\overline{CAS}$ precharge time	<81> $t_{CP}$		$(0.5 + W_{CP})T - 5$		ns
$\overline{RAS}$ hold time for $\overline{CAS}$ precharge	<83> $t_{RHCP}$		$(2 + W_{CP} + W_{DA})T - 10$		ns
$\overline{WE}$ hold time (from $\overline{CAS}\downarrow$ )	<85> $t_{WCH}$		$(1 + W_{DA})T - 10$		ns
Data hold time (from $\overline{CAS}\downarrow$ )	<87> $t_{DH}$		$(0.5 + W_{DA})T - 10$		ns
$\overline{WE}$ read time (to $\overline{RAS}\uparrow$ )	On-page <88> $t_{RWL}$	$W_{CP} = 0$	$(1.5 + t_{WDA})T - 10$		ns
$\overline{WE}$ read time (to $\overline{CAS}\uparrow$ )	On-page <89> $t_{CWL}$	$W_{CP} = 0$	$(0.5 + W_{DA})T - 10$		ns
$\overline{WE}$ pulse width	On-page <92> $t_{WP}$	$W_{CP} = 0$	$(1 + W_{DA})T - 10$		ns
Write cycle time	<93> $t_{HPC}$		$(1 + W_{DA} + W_{CP})T - 10$		ns
$\overline{RAS}$ pulse width	<94> $t_{RASP}$		$(2.5 + W_{RH} + W_{DA})T - 10$		ns
$\overline{CAS}$ pulse width	<95> $t_{HCAS}$		$(0.5 + W_{DA})T - 10$		ns
$\overline{WE}$ setup time (to $\overline{CAS}\downarrow$ )	Off-page <101> $t_{WCS1}$		$(1 + W_{RP} + W_{RH})T - 10$		ns
	On-page <102> $t_{WCS2}$	$W_{CP} \geq 1$	$W_{CP}T - 10$		ns
Data setup time (to $\overline{CAS}\downarrow$ )	Off-page <103> $t_{DS1}$		$(1.5 + W_{RP} + W_{RH})T - 10$		ns
	On-page <104> $t_{DS2}$		$(0.5 + W_{CP})T - 10$		ns

Remarks 1.  $T = t_{CYK}$

2.  $W_{RP}$ : Number of waits specified by  $RPC_{xx}$  bit of register  $DRC_n$  ( $n = 0$  to  $3$ ,  $xx = 00$  to  $03$ ,  $10$  to  $13$ )
3.  $W_{RH}$ : Number of waits specified by  $RHC_{xx}$  bit of register  $DRC_n$  ( $n = 0$  to  $3$ ,  $xx = 00$  to  $03$ ,  $10$  to  $13$ )
4.  $W_{DA}$ : Number of waits specified by  $DAC_{xx}$  bit of register  $DRC_n$  ( $n = 0$  to  $3$ ,  $xx = 00$  to  $03$ ,  $10$  to  $13$ )
5.  $W_{CP}$ : Number of waits specified by  $CPC_{xx}$  bit of register  $DRC_n$  ( $n = 0$  to  $3$ ,  $xx = 00$  to  $03$ ,  $10$  to  $13$ )

(f) Write timing (EDO DRAM) (2/2)



**Remarks 1.** These timings are for the following cases (n = 0 to 3, xx = 00 to 03, 10 to 13):

- Number of waits (TRPW) specified by RPCxx bit of register DRCn: 1
- Number of waits (TRHW) specified by RHCxx bit of register DRCn: 1
- Number of waits (TDAW) specified by DACxx bit of register DRCn: 1
- Number of waits (TCPW) specified by CPCxx bit of register DRCn: 1

**2.** Broken lines indicate high impedance.

**3.** n = 0 to 7

(g) DMA flyby transfer timing (DRAM (EDO, high-speed page) → external I/O transfer) (1/3)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{WAIT}}$ setup time (to CLKOUT↓)	<24>	t <sub>SWK</sub>	10		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT↓)	<25>	t <sub>HKW</sub>	2		ns
Delay time from $\overline{\text{OE}}\uparrow$ to data output	<37>	t <sub>DRDOD</sub>	$(0.5 + i)T - 10$		ns
Delay time from address to $\overline{\text{IOWR}}\downarrow$	<41>	t <sub>DAWR</sub>	$(0.5 + \text{WRP})T - 5$		ns
Address setup time (to $\overline{\text{IOWR}}\uparrow$ )	<42>	t <sub>SAWR</sub>	$(2 + \text{WRP} + \text{WRH} + \text{WDA} + w)T - 10$		ns
Delay time from $\overline{\text{IOWR}}\uparrow$ to address	<43>	t <sub>DWRA</sub>	$0.5T - 5$		ns
Delay time from $\overline{\text{IOWR}}\uparrow$ to $\overline{\text{RD}}\uparrow$	<48>	WF = 0	0		ns
		WF = 1	$T - 10$		ns
$\overline{\text{IOWR}}$ low-level width	<50>	t <sub>WWRL</sub>	$(2 + \text{WRH} + \text{WDA} + w)T - 10$		ns
Row address setup time	<56>	t <sub>ASR</sub>	$(0.5 + \text{WRP})T - 10$		ns
Row address hold time	<57>	t <sub>RAH</sub>	$(0.5 + \text{WRH})T - 10$		ns
Column address setup time	<58>	t <sub>ASC</sub>	$0.5T - 10$		ns
Column address hold time	<59>	t <sub>CAH</sub>	$(1.5 + \text{WDA} + \text{WF} + w)T - 10$		ns
Read/write cycle time	<60>	t <sub>RC</sub>	$(3 + \text{WRP} + \text{WRH} + \text{WDA} + \text{WF} + w)T - 10$		ns
$\overline{\text{RAS}}$ precharge time	<61>	t <sub>RP</sub>	$(0.5 + \text{WRP})T - 5$		ns
$\overline{\text{RAS}}$ hold time	<63>	t <sub>RSH</sub>	$(1.5 + \text{WDA} + \text{WF} + w)T - 10$		ns
Column address read time for $\overline{\text{RAS}}$	<64>	t <sub>RAL</sub>	$(2 + \text{WCP} + \text{WDA} + \text{WF} + w)T - 10$		ns
$\overline{\text{CAS}}$ pulse width	<65>	t <sub>CAS</sub>	$(1 + \text{WDA} + \text{WF} + w)T - 10$		ns
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	<66>	t <sub>CRP</sub>	$(1 + \text{WRP})T - 10$		ns
$\overline{\text{CAS}}$ hold time	<67>	t <sub>CSH</sub>	$(2 + \text{WRH} + \text{WDA} + \text{WF} + w)T - 10$		ns
$\overline{\text{WE}}$ setup time (to $\overline{\text{CAS}}\downarrow$ )	<68>	t <sub>RCS</sub>	$(2 + \text{WRP} + \text{WRH})T - 10$		ns
$\overline{\text{WE}}$ hold time (from $\overline{\text{RAS}}\uparrow$ )	<69>	t <sub>RRH</sub>	$0.5T - 10$		ns
$\overline{\text{WE}}$ hold time (from $\overline{\text{CAS}}\uparrow$ )	<70>	t <sub>RCH</sub>	$1.5T - 10$		ns
$\overline{\text{CAS}}$ precharge time	<71>	t <sub>CPN</sub>	$(2 + \text{WRP} + \text{WRH})T - 5$		ns
Delay time from $\overline{\text{RAS}}$ to column address	<76>	t <sub>RAD</sub>	$(0.5 + \text{WRH})T - 10$		ns
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	<77>	t <sub>RCD</sub>	$(1 + \text{WRH})T - 10$		ns

- Remarks**
1. T = t<sub>cyk</sub>
  2. w: Number of waits due to  $\overline{\text{WAIT}}$
  3. WRP: Number of waits specified by RPCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
  4. WRH: Number of waits specified by RHCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
  5. WDA: Number of waits specified by DACxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
  6. WCP: Number of waits specified by CPCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
  7. WF: Number of waits inserted to source-side access during DMA flyby transfer
  8. i: Number of idle states inserted when a write cycle follows the read cycle.

(g) DMA flyby transfer timing (DRAM (EDO, high-speed page) → external I/O transfer) (2/3)

Parameter		Symbol	Conditions	MIN.	MAX.	Unit
Output buffer turn-off delay time (from $\overline{OE}\uparrow$ )		<78>	t <sub>OEZ</sub>	0		ns
Output buffer turn-off delay time (from $\overline{CAS}\uparrow$ )		<79>	t <sub>OFF</sub>	0		ns
$\overline{CAS}$ precharge time		<81>	t <sub>CP</sub>	$(0.5 + W_{CP})T - 5$		ns
High-speed mode cycle time		<82>	t <sub>PC</sub>	$(2 + W_{CP} + W_{DA} + W_{F} + w)T - 10$		ns
$\overline{RAS}$ hold time for $\overline{CAS}$ precharge		<83>	t <sub>RHCP</sub>	$(2.5 + W_{CP} + W_{DA} + W_{F} + w)T - 10$		ns
$\overline{RAS}$ pulse width		<94>	t <sub>RASP</sub>	$(2.5 + W_{RH} + W_{DA} + W_{F} + w)T - 10$		ns
CAS hold time from $\overline{OE}$ (from $\overline{CAS}\uparrow$ )	Off-page	<96>	t <sub>CH1</sub>	$(2.5 + W_{RP} + W_{RH} + W_{DA} + W_{F} + w)T - 10$		ns
	On-page	<97>	t <sub>CH2</sub>	$(1.5 + W_{CP} + W_{DA} + W_{F} + w)T - 10$		ns
Delay time from $\overline{DMAAKm}\downarrow$ to $\overline{CAS}\downarrow$		<105>	t <sub>DDACS</sub>	$(1.5 + W_{RH})T - 10$		ns
Delay time from $\overline{IOWR}\downarrow$ to $\overline{CAS}\downarrow$		<106>	t <sub>DRDCS</sub>	$(1 + W_{RH})T - 10$		ns

Remarks 1. T = t<sub>CYK</sub>

2. w: Number of waits due to  $\overline{WAIT}$

3. W<sub>CP</sub>: Number of waits specified by CPCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)

4. W<sub>DA</sub>: Number of waits specified by DACxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)


5. W<sub>RH</sub>: Number of waits specified by RHCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)

6. W<sub>RP</sub>: Number of waits specified by RPCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)

7. W<sub>F</sub>: Number of waits inserted to source-side access during DMA flyby transfer

8. m = 0 to 3

(g) DMA flyby transfer timing (DRAM (EDO, high-speed page) → external I/O transfer) (3/3)



**Remarks 1.** These timings are for the following cases (n = 0 to 3, xx = 00 to 03, 10 to 13):

- Number of waits (TRPW) specified by RPCxx bit of register DRCn: 1
- Number of waits (TRHW) specified by RHCxx bit of register DRCn: 1
- Number of waits (TDAW) specified by DACxx bit of register DRCn: 1
- Number of waits (TCPW) specified by CPCxx bit of register DRCn: 1
- Number of waits inserted to source-side access during DMA flyby transfer: 0

**2.** Broken lines indicate high impedance.

**3.** n = 0 to 7, m = 0 to 3

(h) DMA flyby transfer timing (external I/O → DRAM (EDO, high-speed page) transfer) (1/3)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{WAIT}}$ setup time (to CLKOUT↓)	<24> t <sub>SWK</sub>		10		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT↓)	<25> t <sub>HKW</sub>		2		ns
$\overline{\text{IORD}}$ low-level width	<32> t <sub>WRDL</sub>		$(2 + W_{RH} + W_{DA} + W_F + w)T - 10$		ns
$\overline{\text{IORD}}$ high-level width	<33> t <sub>WRDH</sub>		$T - 10$		ns
Delay time from address to $\overline{\text{IORD}}\uparrow$	<34> t <sub>DARD</sub>		$0.5T - 5$		ns
Delay time from $\overline{\text{IORD}}\uparrow$ to address	<35> t <sub>DRDA</sub>		$(0.5 + i)T - 5$		ns
Row address setup time	<56> t <sub>ASR</sub>		$(0.5 + W_{RP})T - 10$		ns
Row address hold time	<57> t <sub>RAH</sub>		$(0.5 + W_{RH})T - 10$		ns
Column address setup time	<58> t <sub>ASC</sub>		$0.5T - 10$		ns
Column address hold time	<59> t <sub>CAH</sub>		$(1.5 + W_{DA} + W_F)T - 10$		ns
Read/write cycle time	<60> t <sub>RC</sub>		$(3 + W_{RP} + W_{RH} + W_{DA} + W_F + w)T - 10$		ns
$\overline{\text{RAS}}$ precharge time	<61> t <sub>RP</sub>		$(0.5 + W_{RP})T - 5$		ns
$\overline{\text{RAS}}$ hold time	<63> t <sub>RSH</sub>		$(1.5 + W_{DA} + W_F)T - 10$		ns
Column address read time for $\overline{\text{RAS}}$	<64> t <sub>RAL</sub>		$(2 + W_{CP} + W_{DA} + W_F + w)T - 10$		ns
$\overline{\text{CAS}}$ pulse width	<65> t <sub>CAS</sub>		$(1 + W_{DA} + W_F)T - 10$		ns
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	<66> t <sub>CRP</sub>		$(1 + W_{RP})T - 10$		ns
$\overline{\text{CAS}}$ hold time	<67> t <sub>CSH</sub>		$(2 + W_{RH} + W_{DA} + W_F + w)T - 10$		ns
$\overline{\text{CAS}}$ precharge time	<71> t <sub>CPN</sub>		$(2 + W_{RP} + W_{RH} + w)T - 5$		ns
Delay time from $\overline{\text{RAS}}$ to column address	<76> t <sub>RAD</sub>		$(0.5 + W_{RH})T - 10$		ns
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	<77> t <sub>RCD</sub>		$(1 + W_{RH} + w)T - 10$		ns
$\overline{\text{CAS}}$ precharge time	<81> t <sub>CP</sub>		$(0.5 + W_{CP} + w)T - 5$		ns
High-speed page mode cycle time	<82> t <sub>PC</sub>		$(2 + W_{CP} + W_{DA} + W_F + w)T - 10$		ns
$\overline{\text{RAS}}$ hold time for $\overline{\text{CAS}}$ precharge	<83> t <sub>RHCP</sub>		$(2.5 + W_{CP} + W_{DA} + w)T - 10$		ns
$\overline{\text{WE}}$ hold time (from $\overline{\text{CAS}}\downarrow$ )	<85> t <sub>WCH</sub>		$(1 + W_{DA})T - 10$		ns
$\overline{\text{WE}}$ read time (to $\overline{\text{RAS}}\uparrow$ )	<88> t <sub>RWL</sub>	W <sub>CP</sub> = 0	$(1.5 + W_{DA} + w)T - 10$		ns
$\overline{\text{WE}}$ read time (to $\overline{\text{CAS}}\uparrow$ )	<89> t <sub>CWL</sub>	W <sub>CP</sub> = 0	$(1 + W_{DA} + w)T - 10$		ns
$\overline{\text{WE}}$ pulse width	<92> t <sub>WP</sub>	W <sub>CP</sub> = 0	$(1 + W_{DA} + w)T - 10$		ns
$\overline{\text{RAS}}$ pulse width	<94> t <sub>RASP</sub>		$(2.5 + W_{RH} + W_{DA} + W_F + w)T - 10$		ns

Remarks 1. T = t<sub>CYK</sub>

2. w: Number of waits due to  $\overline{\text{WAIT}}$
3. W<sub>RH</sub>: Number of waits specified by RHCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
4. W<sub>DA</sub>: Number of waits specified by DACxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
5. W<sub>RP</sub>: Number of waits specified by RPCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
6. W<sub>CP</sub>: Number of waits specified by CPCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
7. W<sub>F</sub>: Number of waits inserted to source-side access during DMA flyby transfer.
8. i: Number of idle states inserted when a write cycle follows the read cycle.
9. n = 0 to 7


(h) DMA flyby transfer timing (external I/O → DRAM (EDO, high-speed page) transfer) (2/3)

Parameter		Symbol		Conditions	MIN.	MAX.	Unit
$\overline{WE}$ setup time (to $\overline{CAS}\downarrow$ )	Off-page	<101>	$t_{WCS1}$	$W_{CP} = 0$	$(1 + W_{RH} + W_{RP} + w)T - 10$		ns
	On-page	<102>	$t_{WCS2}$	$W_{CP} \geq 1$	$W_{CP}T - 10$		ns
Delay time from $\overline{DMAAKm}\downarrow$ to $\overline{CAS}\downarrow$		<105>	$t_{DDACS}$		$(1.5 + W_{RH} + w)T - 10$		ns
Delay time from $\overline{IORD}\downarrow$ to $\overline{CAS}\downarrow$		<106>	$t_{DRDCS}$		$(1 + W_{RH} + w)T - 10$		ns
Delay time from $\overline{WE}\uparrow$ to $\overline{IORD}\uparrow$		<107>	$t_{DWERD}$	$W_F = 0$	0		ns
				$W_F = 1$	$T - 10$		ns

- Remarks**
1.  $T = t_{CYK}$
  2.  $w$ : Number of waits due to  $\overline{WAIT}$
  3.  $W_{RH}$ : Number of waits specified by  $RHC_{xx}$  bit of register  $DRC_n$  ( $n = 0$  to  $3$ ,  $xx = 00$  to  $03$ ,  $10$  to  $13$ )
  4.  $W_{RP}$ : Number of waits specified by  $RPC_{xx}$  bit of register  $DRC_n$  ( $n = 0$  to  $3$ ,  $xx = 00$  to  $03$ ,  $10$  to  $13$ )
  5.  $W_{CP}$ : Number of waits specified by  $CPC_{xx}$  bit of register  $DRC_n$  ( $n = 0$  to  $3$ ,  $xx = 00$  to  $03$ ,  $10$  to  $13$ )
  6.  $m = 0$  to  $3$



(h) DMA flyby transfer timing (external I/O → DRAM (EDO, high-speed page) transfer) (3/3)



**Remarks 1.** These timings are for the following cases (n = 0 to 3, xx = 00 to 03, 10 to 13):

- Number of waits (TRPW) specified by RPCxx bit of register DRCn: 1
- Number of waits (TRHW) specified by RHCxx bit of register DRCn: 1
- Number of waits (TDAW) specified by DACxx bit of register DRCn: 1
- Number of waits (TCPW) specified by CPCxx bit of register DRCn: 1
- Number of waits inserted to source-side access during DMA flyby transfer: 0

2. Broken lines indicate high impedance.

3. n = 0 to 7, m = 0 to 3

(i) CBR refresh timing


Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{RAS}}$ precharge time	<61> $t_{RP}$		$(1.5 + W_{RRW})T - 5$		ns
$\overline{\text{RAS}}$ pulse width	<62> $t_{RAS}$		$(1.5 + W_{RCW}^{\text{Note}})T - 10$		ns
$\overline{\text{CAS}}$ hold time	<108> $t_{CHR}$		$(1.5 + W_{RCW}^{\text{Note}})T - 10$		ns
$\overline{\text{REFRQ}}$ pulse width	<109> $t_{WRFL}$		$(3 + W_{RRW} + W_{RCW}^{\text{Note}})T - 10$		ns
$\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time	<110> $t_{RPC}$		$(0.5 + W_{RRW})T - 10$		ns
$\overline{\text{REFRQ}}$ active delay time (from CLKOUT↓)	<111> $t_{DKRF}$		2	10	ns
$\overline{\text{REFRQ}}$ inactive delay time (from CLKOUT↓)	<112> $t_{HKRF}$		2	10	ns
$\overline{\text{CAS}}$ setup time	<113> $t_{CSR}$		$T - 10$		ns

**Note**  $W_{RCW}$  is inserted for at least 1 clock, regardless of the setting of bits RCW0 to RCW2 of register RWC.

**Remarks 1.**  $T = t_{CYK}$

**2.**  $W_{RRW}$ : Number of waits specified by bits RRW0 and RRW1 of register RWC

**3.**  $W_{RCW}$ : Number of waits specified by bits RCW0 to RCW2 of register RWC.



**Note** This TRCW is always inserted, regardless of the setting of bits RCW0 to RCW2 of register RWC.

**Remarks 1.** These timings are for the following cases:

Number of waits specified by bits RRW0 and RRW1 of register RWC ( $W_{RRW}$ ): 1

Number of waits specified by bits RCW0 to RCW2 of register RWC ( $W_{RCW}$ ): 2


**2.**  $n = 0$  to 7

(j) CBR self refresh timing

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{REFRQ}}$ active delay time (from CLKOUT↓)	<111> $t_{\text{DKRF}}$		2	10	ns
$\overline{\text{REFRQ}}$ inactive delay time (from CLKOUT↓)	<112> $t_{\text{HKRF}}$		2	10	ns
$\overline{\text{CAS}}$ hold time	<114> $t_{\text{CHS}}$		-5		ns
$\overline{\text{RAS}}$ precharge time	<115> $t_{\text{RPS}}$		$(1 + 2W_{\text{SRW}})T - 10$		ns

Remarks 1.  $T = t_{\text{CYK}}$

2.  $W_{\text{SRW}}$ : Number of waits specified by bits SRW0 to SRW2 of register RWC.



Remarks 1. These timings are for the following cases:

Number of waits (TRRW) specified by bits RRW0 and RRW1 of register RWC: 1

Number of waits (TRCW) specified by bits RCW0 to RCW2 of register RWC: 1

Number of waits (TSRW) specified by bits SRW0 to SRW2 of register RWC: 2


2. Broken lines indicate high impedance.

3.  $n = 0$  to 7

(7) DMAC timing

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{DMARQ}}_n$ setup time (to CLKOUT↑)	<116> $t_{\text{SDRK}}$		10		ns
$\overline{\text{DMARQ}}_n$ hold time (from CLKOUT↑)	<117> $t_{\text{HKDR1}}$		2		ns
	<118> $t_{\text{HKDR2}}$		Until $\overline{\text{DMAAK}}_n\downarrow$		ns
$\overline{\text{DMAAK}}_n$ output delay time (from CLKOUT↓)	<119> $t_{\text{DKDA}}$		2	10	ns
$\overline{\text{DMAAK}}_n$ output hold time (from CLKOUT↓)	<120> $t_{\text{HKDA}}$		2	10	ns
$\overline{\text{TC}}_n$ output delay time (from CLKOUT↓)	<121> $t_{\text{DKTC}}$		2	10	ns
$\overline{\text{TC}}_n$ output hold time (from CLKOUT↓)	<122> $t_{\text{HKTC}}$		2	10	ns

Remark n = 0 to 3



Remark n = 0 to 3


[MEMO]

## (8) Bus hold timing (1/2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{HLDRQ}}$ setup time (to $\text{CLKOUT}\uparrow$ )	<123> $t_{\text{SHRK}}$		10		ns
$\overline{\text{HLDRQ}}$ hold time (from $\text{CLKOUT}\uparrow$ )	<124> $t_{\text{HKHR}}$		5		ns
Delay time from $\text{CLKOUT}\downarrow$ to $\overline{\text{HLDAK}}$	<125> $t_{\text{DKHA}}$		2	10	ns
$\overline{\text{HLDRQ}}$ high-level width	<126> $t_{\text{WHQH}}$		$T + 17$		ns
$\overline{\text{HLDAK}}$ low-level width	<127> $t_{\text{WHAL}}$		$T - 8$		ns
Delay time from $\text{CLKOUT}\downarrow$ to bus float	<128> $t_{\text{DKCF}}$			10	ns
Delay time from $\overline{\text{HLDAK}}\uparrow$ to bus output	<129> $t_{\text{DHAC}}$		0		ns
Delay time from $\overline{\text{HLDRQ}}\downarrow$ to $\overline{\text{HLDAK}}\downarrow$	<130> $t_{\text{DHQA1}}$		2.5T		ns
Delay time from $\overline{\text{HLDRQ}}\uparrow$ to $\overline{\text{HLDAK}}\uparrow$	<131> $t_{\text{DHQA2}}$		0.5T	1.5T	ns

**Remark** T =  $t_{\text{CYK}}$

(8) Bus hold timing (2/2)




- Remarks**
1. Broken lines indicate high impedance.
  2. n = 0 to 7

(9) Interrupt timing

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
NMI high-level width	<132> $t_{WNIH}$		500		ns
NMI low-level width	<133> $t_{WNIL}$		500		ns
INTPn high-level width	<134> $t_{WITH}$		$4T + 10$		ns
INTPn low-level width	<135> $t_{WITL}$		$4T + 10$		ns

- Remarks**
- n = 100 to 103, 110 to 113, 120 to 123, 130 to 133, 140 to 143, and 150 to 153
  - T =  $t_{CYK}$




**Remark** n = 100 to 103, 110 to 113, 120 to 123, 130 to 133, 140 to 143, and 150 to 153

(10) RPU timing

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Tl1n high-level width	<136> $t_{WTIH}$		$3T + 18$		ns
Tl1n low-level width	<137> $t_{WTIL}$		$3T + 18$		ns
TCLR1n high-level width	<138> $t_{WTCH}$		$3T + 18$		ns
TCLR1n low-level width	<139> $t_{WTCL}$		$3T + 18$		ns

- Remarks**
- n = 0 to 5
  - T =  $t_{CYK}$




**Remark** n = 0 to 5



(11) UART0, UART1 timing (synchronized with clock, master mode only)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{SCKn}}$ cycle	<140> $t_{\text{CYSK0}}$	Output	250		ns
$\overline{\text{SCKn}}$ high-level width	<141> $t_{\text{WSK0H}}$	Output	$0.5t_{\text{CYSK0}} - 20$		ns
$\overline{\text{SCKn}}$ low-level width	<142> $t_{\text{WSK0L}}$	Output	$0.5t_{\text{CYSK0}} - 20$		ns
RxDn setup time (to $\overline{\text{SCKn}}\uparrow$ )	<143> $t_{\text{SRXSK}}$		30		ns
RxDn hold time (from $\overline{\text{SCKn}}\uparrow$ )	<144> $t_{\text{HSKRX}}$		0		ns
TxDn output delay time (from $\overline{\text{SCKn}}\downarrow$ )	<145> $t_{\text{DSKTX}}$			20	ns
TxDn output hold time (from $\overline{\text{SCKn}}\uparrow$ )	<146> $t_{\text{HSKTX}}$		$0.5t_{\text{CYSK0}} - 5$		ns

Remark n = 0, 1



- Remarks 1. Broken lines indicate high impedance.  
 2. n = 0, 1

(12) CSI0 to CSI3 timing

(a) Master mode


Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{SCKn}$ cycle	<147> $t_{CYSK1}$	Output	100		ns
$\overline{SCKn}$ high-level width	<148> $t_{WSK1H}$	Output	$0.5t_{CYSK1} - 20$		ns
$\overline{SCKn}$ low-level width	<149> $t_{WSK1L}$	Output	$0.5t_{CYSK1} - 20$		ns
SIn setup time (to $\overline{SCKn}\uparrow$ )	<150> $t_{SSISK}$		30		ns
SIn hold time (from $\overline{SCKn}\uparrow$ )	<151> $t_{HSKSI}$		0		ns
SOn output delay time (from $\overline{SCKn}\downarrow$ )	<152> $t_{DSKSO}$			20	ns
SOn output hold time (from $\overline{SCKn}\uparrow$ )	<153> $t_{HSKSO}$		$0.5t_{CYSK1} - 5$		ns

Remark n = 0 to 3

(b) Slave mode

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{SCKn}$ cycle	<147> $t_{CYSK1}$	Input	100		ns
$\overline{SCKn}$ high-level width	<148> $t_{WSK1H}$	Input	30		ns
$\overline{SCKn}$ low-level width	<149> $t_{WSK1L}$	Input	30		ns
SIn setup time (to $\overline{SCKn}\uparrow$ )	<150> $t_{SSISK}$		10		ns
SIn hold time (from $\overline{SCKn}\uparrow$ )	<151> $t_{HSKSI}$		10		ns
SOn output delay time (from $\overline{SCKn}\downarrow$ )	<152> $t_{DSKSO}$			30	ns
SOn output hold time (from $\overline{SCKn}\uparrow$ )	<153> $t_{HSKSO}$		$t_{WSK1H}$		ns

Remark n = 0 to 3



Remarks 1. Broken lines indicate high impedance.

2. n = 0 to 3

**A/D Converter Characteristics**

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = HV_{DD} = CV_{DD} = AV_{DD} = AV_{REF} = 3.0$  to  $3.6$  V,  $V_{SS} = CV_{SS} = AV_{SS} = 0$  V, output pin load capacitance:  $C_L = 50$  pF)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	–		10			bit
Overall error	–				±5	LSB
Quantization error	–				±1/2	LSB
Conversion time	t <sub>CONV</sub>		5		10	μs
Sampling time	t <sub>SAMP</sub>		Conversion clock <sup>Note 1</sup> /6			ns
Zero scale error	–				±5	LSB
Scale error	–				±5	LSB
Linearity error	–				±3	LSB
Analog input voltage	V <sub>IAN</sub>		–0.3		AV <sub>REF</sub> + 0.3	V
Analog input resistance	R <sub>AN</sub>			1.0		MΩ
AV <sub>REF</sub> input voltage	AV <sub>REF</sub>	<b>Note 2</b>	3.0		3.6	V
AV <sub>REF</sub> input current	AI <sub>REF</sub>	<b>Note 3</b>			2.0	mA
AV <sub>DD</sub> current	AI <sub>DD</sub>				5.0	mA

**Notes** 1. The conversion clock is the number of clocks converted via the ADM1 register.

- ★ 2. Except in IDLE/software STOP mode
- ★ 3. The current always flows regardless of the A/D converter operating status or standby mode. To further reduce the power consumption in IDLE/software STOP mode, make the voltage of the AV<sub>REF</sub> pin the same potential as V<sub>SS</sub>.

## 4.2 Flash Memory Programming Mode

### Basic Characteristics

(T<sub>A</sub> = -40 to +85°C (Other Than When Rewriting), V<sub>DD</sub> = AV<sub>DD</sub> = 3.0 to 3.6 V, V<sub>SS</sub> = AV<sub>SS</sub> = 0 V) (1/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Operating frequency	f <sub>X</sub>		20		33	MHz
V <sub>PP</sub> power supply voltage	V <sub>PP1</sub>	During flash memory programming	7.5	7.8	8.1	V
	V <sub>PP1</sub>	V <sub>PP</sub> low-level detection	0.8 V <sub>DD</sub>		1.2 V <sub>DD</sub>	V
	V <sub>PPM</sub>	V <sub>PP</sub> , V <sub>DD</sub> level detection	0.65 V <sub>DD</sub>	V <sub>DD</sub>	V <sub>DD</sub> +0.3	V
	V <sub>PPH</sub>	V <sub>PP</sub> high-voltage level detection	7.5	7.8	8.1	V
Power supply current	I <sub>DD</sub>	V <sub>PP</sub> = V <sub>PP1</sub>		2.7 × f <sub>X</sub>	4.5 × f <sub>X</sub>	mA
V <sub>PP</sub> supply current	I <sub>PP</sub>	V <sub>PP</sub> = 8.1 V			150	mA
Step erase time	t <sub>ER</sub>	K, P rank <sup>Note 1</sup> (Recommendation: Step erase = 5 s)		5		s
		M rank <sup>Note 1</sup> (Recommendation: Step erase = 0.2 s)		0.2		s
Total erase time	t <sub>ERA</sub>	K, P rank <sup>Note 1</sup> When step erase time = 5 s, <b>Note 2</b>			60	s
		M rank <sup>Note 1</sup> When step erase time = 0.2 s, <b>Note 2</b>			20	s
Writeback time	t <sub>WB</sub>	<b>Note 3</b> , K, P rank <sup>Note 1</sup>	19.99	20	20.01	ms
		M rank <sup>Note 1</sup>	0.99	1	1.01	ms
Number of writebacks per writeback command	C <sub>WB</sub>	K, P rank <sup>Note 1</sup> When writeback time = 20 ms, <b>Note 4</b>			10	Times/ write-back command
		M rank <sup>Note 1</sup> When writeback time = 1 ms, <b>Note 4</b>			60	
Number of erases – writebacks	C <sub>ERWB</sub>				16	Times

- Notes**
1. The rank is indicated by the fifth letter from the left of the lot number.
  2. The prewrite time prior to erase and the erase verify time (writeback time) are not included.
  3. The recommended set value for the writeback time is 1 ms (M rank) or 20 ms (K, P rank).
  4. When the writeback command is issued, writeback is performed once. Therefore, set the retry count setting value to a value that is this value minus the number of command issuances.

**Caution** The I rank applies to engineering samples only. The number of rewrites is not guaranteed for I rank products.

**Remark** When the PG-FP3 or PG-FP4 is used, the time parameters required for write/erase are automatically set by downloading the parameter file. Do not change the set values unless otherwise specified.

**Basic Characteristics**

(T<sub>A</sub> = -40 to +85°C (Other Than When Rewriting), V<sub>DD</sub> = AV<sub>DD</sub> = 3.0 to 3.6 V, V<sub>SS</sub> = AV<sub>SS</sub> = 0 V) (2/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Step write time	t <sub>WT</sub>	<b>Note 1</b>	18	20	22	μs
Total write time per word	t <sub>WTW</sub>	Step write time is set to 20 μs (1 word = 4 bytes), <b>Note 2</b>	20		200	μs /word
★ Number of rewrites	C <sub>ERWR</sub>	One erase + one write after erase are taken as one rewrite, <b>Note 3</b>	K rank <sup>Note 4</sup>	5		Times
			P rank <sup>Note 4</sup>	10		Times
			M rank <sup>Notes 4, 5</sup>	20		Times
			M rank <sup>Notes 4, 6</sup>	100		Times
Temperature during write	T <sub>PRG</sub>	K, P rank <sup>Note 4</sup>	10		40	°C
		M rank <sup>Note 4</sup>	10		85	°C

- Notes**
1. The recommended set value for the step write time is 20 μs.
  2. The actual write time per word is longer than this value by 100 μs. This value does not include the internal verify time during and after writing.
  3. When a shipped product is written for the first time, both “write after erase” and “write only” are taken as one write.

**Example** (P: write, E: erase)

Product      —————> P → E → P → E → P      Three rewrites  
 Product      → E → P → E → P → E → P      Three rewrites


4. The rank is indicated by the fifth letter from the left of the lot number.
5. Lot number 0120Mxxxx or earlier
6. Lot number 0121Mxxxx or later

**Caution** The I rank applies to engineering samples only. The number of rewrites is not guaranteed for I rank products.

- Remarks**
1. When the PG-FP3 or PG-FP4 is used, the time parameters required for write/erase are automatically set by downloading the parameter file. Do not change the set values unless specified.
  2. In the lot number, the two digits from the left (“01” in Notes 5, 6) indicate the lower 2 digits of the manufacture year and the 3rd and 4th digits from the left (“20” in Note 5 and “21” in Note 6) indicate the week of manufacture.  
 For example, Note 6 corresponds to products manufactured in 21th week or later (21, 22, 23...) in 2001.



Serial Write Operation Characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Set time from $V_{DD}\uparrow$ to $V_{PP}\uparrow$	<201>	$t_{DRPSR}$	200			ns
Set time from $V_{PP}\uparrow$ to $\overline{RESET}\uparrow$	<202>	$t_{PSRRF}$	1			μs
$\overline{RESET}\uparrow$ to $V_{PP}$ count start time	<203>	$t_{RFOF}$	$V_{PP} = 7.8\text{ V}$	$5T + 500$		μs
Count execution time	<204>	$t_{COUNT}$			10	ms
$V_{PP}$ counter high-level width	<205>	$t_{CH}$	1			μs
$V_{PP}$ counter low-level width	<206>	$t_{CL}$	1			μs
$V_{PP}$ counter rise time	<207>	$t_R$			3	μs
$V_{PP}$ counter fall time	<208>	$t_F$			3	μs



5. PACKAGE DRAWINGS


157-PIN PLASTIC FBGA (14x14)



ITEM	MILLIMETERS
D	14.0±0.1
D1	13.4
E	14.0±0.1
E1	13.4
w	0.20
e	0.8
A	1.31±0.15
A1	0.35±0.10
A2	0.96
b	0.5 <sup>+0.05</sup> <sub>-0.10</sub>
x	0.08
y	0.10
y1	0.2
SD	0.4
SE	0.4
ZD	1.0
ZE	1.0

S157F1-80-FA1

144-PIN PLASTIC LQFP (FINE PITCH) (20x20)




**NOTE**  
 Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	22.0±0.2
B	20.0±0.2
C	20.0±0.2
D	22.0±0.2
F	1.25
G	1.25
H	0.22 <sup>+0.05</sup> <sub>-0.04</sub>
I	0.10
J	0.5 (T.P.)
K	1.0±0.2
L	0.5±0.2
M	0.145 <sup>+0.055</sup> <sub>-0.045</sub>
N	0.10
P	1.4±0.1
Q	0.125±0.075
R	3° <sup>+7°</sup> <sub>-3°</sub>
S	1.7 MAX.

S144GJ-50-8EU-3



144-PIN PLASTIC LQFP (FINE PITCH) (20x20)



NOTE

Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	22.0±0.2
B	20.0±0.2
C	20.0±0.2
D	22.0±0.2
F	1.25
G	1.25
H	0.22±0.05
I	0.08
J	0.5 (T.P.)
K	1.0±0.2
L	0.5±0.2
M	0.17 <sup>+0.03</sup> <sub>-0.07</sub>
N	0.08
P	1.4
Q	0.10±0.05
R	3° <sup>+4°</sup> <sub>-3°</sub>
S	1.5±0.1
<b>S144GJ-50-UEN</b>	

**6. RECOMMENDED SOLDERING CONDITIONS**

These products should be soldered and mounted under the following recommended conditions.

For the details of the recommended soldering conditions, refer to the document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, contact your NEC sales representative.

**Caution** The soldering conditions of the μPD70F3102AGJ-33-UEN are yet to be determined.

**Table 6-1. Surface Mounting Type Soldering Conditions**

**(1) μPD70F3102AF1-33-FA1: 157-pin plastic FBGA (14 × 14)**

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 230°C, Time: 30 seconds max. (at 210°C or higher), Count: Twice or less, Exposure limit: 3 days <sup>Note</sup> (after that, prebake at 125°C for 10 hours)	IR30-103-2

**Note** After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

**(2) μPD70F3102AGJ-33-8EU: 144-pin plastic LQFP (Fine Pitch) (20 × 20)**


Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Twice or less, Exposure limit: 3 days <sup>Note</sup> (after that, prebake at 125°C for 10 hours)	IR35-103-2
VPS	Package peak temperature: 215°C, Time: Within 25 to 40 seconds (at 200°C or higher), Count: Twice or less, Exposure limit: 3 days <sup>Note</sup> (after that, prebake at 125°C for 10 hours)	VP15-103-2
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	—

**Note** After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

**APPENDIX NOTES ON DESIGNING TARGET SYSTEM**


The following shows the connection condition diagrams between in-circuit emulator optional board and conversion connector.

Side View




**Note** YQSOCKET144SDN (separately available) can be inserted here to adjust the height (height: 3.2 mm).

Top View





Connection Condition Diagram



The following shows the conversion connector for the 157-pin FBGA package.

157-pin conversion connector for FBGA package  
 (CSPACK157A1614N01 + CSICE157A1614N01)



- Remarks**
1. The target device of the 157-pin conversion connector for FBGA package is V850E/MS1 only.
  2. Unit: mm

[MEMO]

## NOTES FOR CMOS DEVICES

**① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS**

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

**② HANDLING OF UNUSED INPUT PINS FOR CMOS**

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to  $V_{DD}$  or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

**③ STATUS BEFORE INITIALIZATION OF MOS DEVICES**

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

**Related Documents**  $\mu$ PD70F3102-33 Data Sheet (U13844E)  
 $\mu$ PD703100-33, 703100-40, 703101-33, 703102-33 Data Sheet (U13995E)  
 $\mu$ PD703100A-33, 703100A-40, 703101A-33, 703102A-33 Data Sheet (U14168E)

**The related documents in this publication may include preliminary versions. However, preliminary versions are not marked as such.**

**The V850E/MS1 and V850E/MS2 are trademarks of NEC Corporation.**

## Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

### **NEC Electronics Inc. (U.S.)**

Santa Clara, California  
Tel: 408-588-6000  
800-366-9782  
Fax: 408-588-6130  
800-729-9288

### **NEC do Brasil S.A.**

Electron Devices Division  
Guarulhos-SP, Brasil  
Tel: 11-6462-6810  
Fax: 11-6462-6829

### **NEC Electronics (Europe) GmbH**

Duesseldorf, Germany  
Tel: 0211-65 03 01  
Fax: 0211-65 03 327

#### • **Sucursal en España**

Madrid, Spain  
Tel: 091-504 27 87  
Fax: 091-504 28 60

#### • **Succursale Française**

Vélizy-Villacoublay, France  
Tel: 01-30-67 58 00  
Fax: 01-30-67 58 99

#### • **Filiale Italiana**

Milano, Italy  
Tel: 02-66 75 41  
Fax: 02-66 75 42 99

#### • **Branch The Netherlands**

Eindhoven, The Netherlands  
Tel: 040-244 58 45  
Fax: 040-244 45 80

#### • **Branch Sweden**

Taeby, Sweden  
Tel: 08-63 80 820  
Fax: 08-63 80 388

#### • **United Kingdom Branch**

Milton Keynes, UK  
Tel: 01908-691-133  
Fax: 01908-670-290

### **NEC Electronics Hong Kong Ltd.**

Hong Kong  
Tel: 2886-9318  
Fax: 2886-9022/9044

### **NEC Electronics Hong Kong Ltd.**

Seoul Branch  
Seoul, Korea  
Tel: 02-528-0303  
Fax: 02-528-4411

### **NEC Electronics Shanghai, Ltd.**

Shanghai, P.R. China  
Tel: 021-6841-1138  
Fax: 021-6841-1137

### **NEC Electronics Taiwan Ltd.**

Taipei, Taiwan  
Tel: 02-2719-2377  
Fax: 02-2719-5951

### **NEC Electronics Singapore Pte. Ltd.**

Novena Square, Singapore  
Tel: 253-8311  
Fax: 250-3583

- **The information in this document is current as of June, 2002. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.**
  - No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
  - NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
  - Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
  - While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
  - NEC semiconductor products are classified into the following three quality grades:  
"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.  
"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots  
"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)  
"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.
- The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.
- (Note)
- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
  - (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).