

V853™

## 32-BIT SINGLE-CHIP MICROCONTROLLERS

## DESCRIPTION

The  $\mu$ PD70F3003A,  $\mu$ PD70F3025A, and  $\mu$ PD70F3003A(A) have a flash memory instead of the internal mask ROM of the  $\mu$ PD703003A/703004A,  $\mu$ PD703025A, and  $\mu$ PD703003A(A), respectively. This model is useful for small-scale production of a variety of application sets or early start of production since the program can be written and erased by the user even with the  $\mu$ PD70F3003 mounted on the board.

Detailed function descriptions are provided in the following user's manuals. Be sure to read them before designing.

V853 Hardware User's Manual: U10913E  
V850 Series™ Architecture User's Manual: U10243E

## FEATURES

- Compatible with  $\mu$ PD703003A, 703004A, 703025A, and 703003A(A)
- Can be replaced with mask ROM model for mass production of application set
  - $\mu$ PD70F3003A →  $\mu$ PD703003A, 703004A
  - $\mu$ PD70F3025A →  $\mu$ PD703025A
  - $\mu$ PD70F3003A(A) →  $\mu$ PD703003A(A)
- Internal memory      Flash memory: 128KB ( $\mu$ PD70F3003A, 70F3003A(A))  
256KB ( $\mu$ PD70F3025A)

**Remark** For differences among the products, refer to 1. DIFFERENCES BETWEEN PRODUCT.

## ★ ORDERING INFORMATION

Part Number	Package	Quality Grade
$\mu$ PD70F3003AGC-33-8EU	100-pin plastic LQFP (fine pitch) (14 × 14)	Standard
$\mu$ PD70F3025AGC-33-8EU	100-pin plastic LQFP (fine pitch) (14 × 14)	Standard
$\mu$ PD70F3003AGC(A)-33-8EU	100-pin plastic LQFP (fine pitch) (14 × 14)	Special

The  $\mu$ PD70F3003A and  $\mu$ PD70F3003A(A) differ in the quality grade only.

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.  
Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.


APPLICATIONS

- μPD70F3003A, 70F3025A: Camcorders, VCRs, PPCs, LBP, printers, motor controllers, NC machine tools, mobile telephones, etc.
- μPD70F3003A(A): Medical equipment, automotive appliances, etc.

★ PIN CONFIGURATION (Top View)

- 100-Pin Plastic LQFP (fine pitch) (14 × 14)


μPD70F3003AGC-33-8EU μPD70F3025AGC-33-8EU  
 μPD70F3003AGC(A)-33-8EU



**PIN NAMES**

A16 to A19:	Address bus	P40 to P47:	Port 4
AD0 to AD15:	Address/data bus	P50 to P57:	Port 5
ADTRG:	A/D Trigger input	P60 to P63:	Port 6
ANI0 to ANI7:	Analog input	P70 to P77:	Port 7
ANO0, ANO1:	Analog output	P90 to P96:	Port 9
ASTB:	Address strobe	P110 to P117:	Port 11
AV <sub>DD</sub> :	Analog V <sub>DD</sub>	PWM0, PWM1:	Pulse width modulation
AV <sub>REF1</sub> to AV <sub>REF3</sub> :	Analog reference voltage	$\overline{\text{RESET}}$ :	Reset
AV <sub>SS</sub> :	Analog V <sub>SS</sub>	R/W:	Read/write status
CV <sub>DD</sub> :	Power supply for clock generator	RXD0, PxD1:	Receive data
CV <sub>SS</sub> :	Ground for clock generator	$\overline{\text{SCK0}}$ to $\overline{\text{SCK3}}$ :	Serial clock
$\overline{\text{CKSEL}}$ :	Clock select	SI0 to SI3:	Serial input
CLKOUT :	Clock output	SO0 to SO3:	Serial output
$\overline{\text{DSTB}}$ :	Data strobe	TO110, TO111,	
$\overline{\text{HLDAK}}$ :	Hold acknowledge	TO120, TO121,	
$\overline{\text{HLDRQ}}$ :	Hold request	TO130, TO131,	
INTP110 to INTP113,		TO140, TO141:	Timer output
INTP120 to INTP123,		TCLR11 to TCLR14:	Timer clear
INTP130 to INTP133,		TI11 to TI14:	Timer input
INTP140 to INTP143:	Interrupt request from peripherals	TXD0, TXD1:	Transmit data
$\overline{\text{LBEN}}$ :	Lower byte enable	$\overline{\text{UBEN}}$ :	Upper byte enable
MODE:	Mode	$\overline{\text{WAIT}}$ :	Wait
NMI:	Non-maskable interrupt request	X1, X2:	Crystal
P00 to P07:	Port 0	V <sub>DD</sub> :	Power supply
P10 to P17:	Port 1	V <sub>PP</sub> :	Programming power supply
P20 to P27:	Port 2	V <sub>SS</sub> :	Ground
P30 to P37:	Port 3		

INTERNAL BLOCK DIAGRAM



**CONTENTS**

- 1. DIFFERENCES BETWEEN PRODUCTS ..... 6**
- 2. PIN FUNCTIONS ..... 7**
  - 2.1 Port Pins ..... 7**
  - 2.2 Non-Port Pins ..... 9**
  - 2.3 Pin I/O Circuits and Recommended Connection of Unused Pins ..... 11**
- 3. ELECTRICAL SPECIFICATIONS ..... 14**
  - 3.1 Normal Operation Mode ..... 14**
  - 3.2 Flash Memory Programming Mode ..... 37**
- 4. PACKAGE DRAWING ..... 40**
- 5. RECOMMENDED SOLDERING CONDITIONS ..... 41**
- ★ APPENDIX NOTES ON TARGET SYSTEM DESIGN ..... 42**

**1. DIFFERENCES BETWEEN PRODUCTS**

Item	μPD703003A	μPD703004A	μPD703025A	μPD703003A(A)	μPD703025A(A)	μPD70F3003A	μPD70F3025A	μPD70F3003A(A)
Internal ROM	Mask ROM					Flash memory		
	128 KB	96 KB	256 KB	128 KB	256 KB	128 KB	256 KB	128 KB
Internal RAM	4 KB		8 KB	4 KB	8 KB	4 KB	8 KB	4 KB
Flash memory programming mode	None					Provided		
V <sub>PP</sub> pin	None					Provided		
Quality grade	Standard			Special		Standard		Special
Electrical specifications	Current consumption, etc. differs. (Refer to each product data sheets).							
Others	Noise immunity and noise radiation differ because circuit scale and mask layout differ.							

**Caution** There are differences in noise immunity and noise radiation between the flash memory version and mask ROM version. When pre-producing an application set with the flash memory version and then mass-producing it with the mask ROM version, be sure to conduct sufficient evaluation for commercial samples (not engineering samples) of the mask ROM version.

2. PIN FUNCTIONS

2.1 Port Pins

(1/2)

Pin Name	I/O	Function	Alternate Function
P00	I/O	Port 0 8-bit I/O port. Input/output can be specified in 1-bit units.	TO110
P01			TO111
P02			TCLR11
P03			TI11
P04			INTP110
P05			INTP111
P06			INTP112
P07			INTP113/ADTRG
P10	I/O	Port 1 8-bit I/O port. Input/output can be specified in 1-bit units.	TO120
P11			TO121
P12			TCLR12
P13			TI12
P14			INTP120
P15			INTP121/SO2
P16			INTP122/SI2
P17			INTP123/SCK2
P20	I/O	Port 2 8-bit I/O port. Input/output can be specified in 1-bit units.	PWM0
P21			PWM1
P22			TXD0/SO0
P23			RXD0/SI0
P24			SCK0
P25			TXD1/SO1
P26			RXD1/SI1
P27			SCK1
P30	I/O	Port 3 8-bit I/O port. Input/output can be specified in 1-bit units.	TO130
P31			TO131
P32			TCLR13
P33			TI13
P34			INTP130
P35			INTP131/SO3
P36			INTP132/SI3
P37			INTP133/SCK3
P40 to P47	I/O	Port 4 8-bit I/O port. Input/output can be specified in 1-bit units.	AD0 to AD7
P50 to P57	I/O	Port 5 8-bit I/O port. Input/output can be specified in 1-bit units.	AD8 to AD15

(2/2)

Pin Name	I/O	Function	Alternate Function
P60 to P63	I/O	Port 6 4-bit I/O port. Input/output can be specified in 1-bit units.	A16 to A19
P70 to P77	Input	Port 7 8-bit input port.	ANI0 to ANI7
P90	I/O	Port 9 7-bit I/O port. Input/output can be specified in 1-bit units.	$\overline{\text{LBEN}}$
P91			$\overline{\text{UBEN}}$
P92			$\overline{\text{R/W}}$
P93			$\overline{\text{DSTB}}$
P94			$\overline{\text{ASTB}}$
P95			$\overline{\text{HLD\text{A}K}}$
P96			$\overline{\text{HLDRQ}}$
P110	I/O	Port 11 8-bit I/O port. Input/output can be specified in 1-bit units.	TO140
P111			TO141
P112			TCLR14
P113			TI14
P114			INTP140
P115			INTP141
P116			INTP142
P117			INTP143



2.2 Non-Port Pins

(1/2)

Pin Name	I/O	Function	Alternate Function
TO110	Output	Pulse signal output from timers 11 to 14	P00
TO111			P01
TO120			P10
TO121			P11
TO130			P30
TO131			P31
TO140			P110
TO141			P111
TCLR11	Input	External clear signal input for timers 11 to 14	P02
TCLR12			P12
TCLR13			P32
TCLR14			P112
TI11	Input	External count clock input for timers 11 to 14	P03
TI12			P13
TI13			P33
TI14			P113
INTP110	Input	External maskable interrupt request input and external capture trigger input for timer 11	P04
INTP111			P05
INTP112			P06
INTP113			P07/ADTRG
INTP120	Input	External maskable interrupt request input and external capture trigger input for timer 12	P14
INTP121			P15/SO2
INTP122			P16/S12
INTP123			P17/ $\overline{\text{SCK2}}$
INTP130	Input	External maskable interrupt request input and external capture trigger input for timer 13	P34
INTP131			P35/SO3
INTP132			P36/SI3
INTP133			P37/ $\overline{\text{SCK3}}$
INTP140	Input	External maskable interrupt request input and external capture trigger input for timer 14	P114
INTP141			P115
INTP142			P116
INTP143			P117
SO0	Output	Serial transmit data output for CSI0 to CSI3 (3-wire)	P22/TXD0
SO1			P25/TXD1
SO2			P15/INTP121
SO3			P35/INTP131
SI0	Input	Serial receive data output for CSI0 to CSI3 (3-wire)	P23/RXD0
SI1			P26/RXD1
SI2			P16/INTP122
SI3			P36/INTP132

(2/2)

Pin Name	I/O	Function	Alternate Function
$\overline{\text{SCK0}}$	I/O	Serial clock I/O for CSI0 to CSI3 (3-wire)	P24
$\overline{\text{SCK1}}$			P27
$\overline{\text{SCK2}}$			P17/INTP123
$\overline{\text{SCK3}}$			P37/INTP133
TXD0	Output	Serial transmit data output of UART0 to UART1	P22/SO0
TXD1			P25/SO1
RXD0	Input	Serial receive data input of UART0 to UART1	P23/SI0
RXD1			P26/SI1
PWM0	Output	Pulse signal output of PWM	P20
PWM1			P21
AD0 to AD7	I/O	16-bit multiplexed address/data bus when external memory is connected	P40 to P47
AD8 to AD15			P50 to P57
A16 to A19	Output	Higher address bus when external memory is connected	P60 to P63
$\overline{\text{LBEN}}$	Output	Lower byte enable signal output of external data bus	P90
$\overline{\text{UBEN}}$		Higher byte enable signal output of external data bus	P91
$\text{R}/\overline{\text{W}}$	Output	External read/write status output	P92
$\overline{\text{DSTB}}$		External data strobe signal output	P93
ASTB		External address strobe signal output	P94
$\overline{\text{HLDAK}}$	Output	Bus hold acknowledge output	P95
$\overline{\text{HLDRQ}}$	Input	Bus hold request input	P96
ANI0 to ANI7	Input	Analog input to A/D converter	P70 to P77
ANO0, ANO1	Output	Analog output of D/A converter	—
NMI	Input	Non-maskable interrupt request input	—
CLKOUT	Output	System clock output	—
$\overline{\text{CKSEL}}$	Input	Input specifying operation mode of clock generator	CV <sub>DD</sub>
$\overline{\text{WAIT}}$	Input	Control signal input inserting wait state in bus cycle	—
MODE	Input	Operation mode specification	—
$\overline{\text{RESET}}$	Input	System reset input	—
X1	Input	System clock resonator connection. Input external clock to X1 to supply external clock.	—
X2	—		—
ADTRG	Input	A/D converter external trigger input	P07/INTP113
AV <sub>REF1</sub>	Input	Reference voltage input for A/D converter	—
AV <sub>REF2</sub>	Input	Reference voltage input for D/A converter	—
AV <sub>REF3</sub>			—
AV <sub>DD</sub>	—	Positive power supply for A/D converter	—
AV <sub>SS</sub>	—	Ground potential for A/D converter	—
CV <sub>DD</sub>	—	Positive power supply for internal clock generator	$\overline{\text{CKSEL}}$
CV <sub>SS</sub>	—	Ground potential for internal clock generator	—
V <sub>DD</sub>	—	Positive power supply	—
V <sub>SS</sub>	—	Ground potential	—
V <sub>PP</sub>	—	High voltage application pin when program is written/verified	—

2.3 Pin I/O Circuits and Recommended Connection of Unused Pins

Table 2-1 shows the I/O circuit type of each pin, and the recommended connections of the unused pins. Figure 2-1 shows a partially simplified diagram of each circuit.

It is recommended that 1 to 10 kΩ resistors be used when connecting to V<sub>DD</sub> or V<sub>SS</sub> via a resistor.


Table 2-1. Types of Pin I/O Circuits and Recommended Connections of Unused Pins (1/2)

Pin Name	I/O Circuit Type	Recommended Connection of Unused Pins
P00/TO110, P01/TO111	5	Input: Independently connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor.
P02/TCLR11, P03/TI11, P04/INTP110 to P07/INTP113/ADTRG	8	Output: Leave open.
P10 to TO120, P11/TO121	5	
P12/TCLR12, P13/TI12 P14/INTP120 P15/INTP121/SO2 P16/INTP122/SI2 P17/INTP123/ $\overline{\text{SCK2}}$	8	
P20/PWM0, P21/PWM1 P22/TXD0/SO0	5	
P23/RXD0/SI0, P24/ $\overline{\text{SCK0}}$	8	
P25/TXD1/SO1	5	
P26/RXD1/SI1, P27/ $\overline{\text{SCK1}}$	8	
P30/TO130, P31/TO131	5	
P32/TCLR13, P33/TI13 P34/INTP130	8	
P35/INTP131/SO3 P36/INTP132/SI3 P37/INTP133/ $\overline{\text{SCK3}}$	10-A	
P40/AD0 to P47/AD7 P50/AD8 to P57/AD15 P60/A16 to P63/A19	5	
P70/ANI0 to P77/ANI7	9	Directly connect to V <sub>SS</sub> .
P90/ $\overline{\text{LBEN}}$ P91/ $\overline{\text{UBEN}}$ P92/R/ $\overline{\text{W}}$ P93/ $\overline{\text{DSTB}}$ P94/ASTB P95/HLDAK P96/HLDRQ	5	Input: Independently connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor. Output: Leave open.
P110/TO140, P111/TO141 P112/TCLR14, P113/TI14 P114/INTP140 to P117/INTP143	8	

Table 2-1. Types of Pin I/O Circuits and Recommended Connection of Unused Pins (2/2)

Pin Name	I/O Circuit Type	Recommended Connection of Unused Pins
ANO0, ANO1	12	Leave open.
NMI	2	Directly connect to V <sub>SS</sub> .
CLKOUT	3	Leave open.
WAIT	1	Directly connect to V <sub>DD</sub> .
MODE	2	—
RESET		—
CV <sub>DD</sub> /CKSEL		—
AV <sub>REF1</sub> to AV <sub>REF3</sub> , AV <sub>SS</sub>	—	Directly connect to V <sub>SS</sub> .
AV <sub>DD</sub>	—	Directly connect to V <sub>DD</sub> .
V <sub>PP</sub>	—	Connect to V <sub>SS</sub> .

Figure 2-1. Pins I/O Circuits



3. ELECTRICAL SPECIFICATIONS

3.1 Normal Operation Mode

Absolute Maximum Ratings (T<sub>A</sub> = 25°C)

Parameter	Symbol	Conditions	Ratings	Unit	
Supply voltage	V <sub>DD</sub>	V <sub>DD</sub> pin	-0.5 to +7.0	V	
	CV <sub>DD</sub>	CV <sub>DD</sub> pin	-0.5 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V	
	CV <sub>SS</sub>	CV <sub>SS</sub> pin	-0.5 to +0.5	V	
	AV <sub>DD</sub>	AV <sub>DD</sub> pin	-0.5 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V	
	AV <sub>SS</sub>	AV <sub>SS</sub> pin	-0.5 to +0.5	V	
Input voltage	V <sub>I1</sub>	<b>Note 2</b> , V <sub>DD</sub> = 5.0 V ±10%	-0.5 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V	
	V <sub>I2</sub>	V <sub>PP</sub> pin in flash memory programming mode, V <sub>DD</sub> = 5.0 V ±10%	-0.5 to +11.0	V	
Clock input voltage	V <sub>K</sub>	X1 pin, V <sub>DD</sub> = 5.0 V ±10%	-0.5 to V <sub>DD</sub> + 1.0 <sup>Note 1</sup>	V	
Output current, low	I <sub>CL</sub>	1 pin	4.0	mA	
		Total of all pins	100	mA	
Output current, high	I <sub>CH</sub>	1 pin	-4.0	mA	
		Total of all pins	-100	mA	
Output voltage	V <sub>O</sub>	V <sub>DD</sub> = 5.0 V ±10%	-0.5 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V	
Analog input voltage	V <sub>IAN</sub>	P70/ANI0 to P77/ANI7	AV <sub>DD</sub> > V <sub>DD</sub>	-0.5 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V
			V <sub>DD</sub> ≥ AV <sub>DD</sub>	-0.5 to AV <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V
Analog reference input voltage	AV <sub>REF</sub>	AV <sub>REF1</sub> to AV <sub>REF3</sub>	AV <sub>DD</sub> > V <sub>DD</sub>	-0.5 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V
			V <sub>DD</sub> ≥ AV <sub>DD</sub>	-0.5 to AV <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V
Operating ambient temperature	T <sub>A</sub>		-40 to +85	°C	
Storage temperature	T <sub>stg</sub>		-65 to +125	°C	

- Notes**
1. Be sure not to exceed the absolute maximum ratings (MAX. value) of each supply voltage.
  2. X1, P70 to P77, AV<sub>REF1</sub> to AV<sub>REF3</sub>, and their alternate-function pins are excluded.

- Cautions**
1. Avoid direct connections among the IC device output (or I/O) pins and between V<sub>DD</sub> or V<sub>CC</sub> and GND. However, direct connections among open-drain and open-collector pins are possible, as are direct connections to external circuits that have timing designed to prevent output conflict with pins that become high-impedance.
  2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The normal operating ranges of ratings and conditions in which the quality of the product is guaranteed are specified in the following DC Characteristics and AC Characteristics.

Capacitance (T<sub>A</sub> = 25°C, V<sub>DD</sub> = V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	C <sub>i</sub>	fc = 1 MHz Pins other than tested pin: 0 V			15	pF
I/O capacitance	C <sub>io</sub>				15	pF
Output capacitance	C <sub>o</sub>				15	pF

Operating Conditions

Operation Mode	Internal System Clock Frequency (φ)	Operating Temperature (T <sub>A</sub> )	Supply Voltage (V <sub>DD</sub> )
Direct mode, PLL mode	2 to 33 MHz <sup>Note 1</sup>	-40 to +85°C	5.0 V ±10%
	5 to 33 MHz <sup>Note 2</sup>	-40 to +85°C	5.0 V ±10%


- Notes 1.** When A/D converter not used.  
**2.** When A/D converter used.

Recommended Oscillator

**Caution** For the resonator selection and oscillator constant of the μPD70F3003A(A), customers are requested to apply to the resonator manufacturer for evaluation.

(1) Ceramic resonator connection (T<sub>A</sub> = -40 to +85°C)


(a) μPD70F3003A



Manufacturer	Part Number	Oscillation Frequency f <sub>xx</sub> (MHz)	Recommended Circuit Constant			Oscillation Voltage Range		Oscillation Stabilization Time (MAX.) T <sub>OST</sub> (ms)
			C1 (pF)	C2 (pF)	R <sub>d</sub> (Ω)	MIN. (V)	MAX. (V)	
Kyocera Corporation	PBRC4.00HR	4.0	On-chip	On-chip	—	4.5	5.5	0.10
	PBRC5.00HR	5.0	On-chip	On-chip	—	4.5	5.5	0.08
	PBRC6.00HR	6.0	On-chip	On-chip	—	4.5	5.5	0.08
	PBRC6.60HR	6.6	On-chip	On-chip	—	4.5	5.5	0.08
TDK	FCR4.0MC5	4.0	On-chip	On-chip	—	4.5	5.5	0.14
	FCR5.0MC5	5.0	On-chip	On-chip	—	4.5	5.5	0.14
	FCR6.0MC5	6.0	On-chip	On-chip	—	4.5	5.5	0.11
Murata Mfg. Co., Ltd	CSTS0400MG06	4.0	On-chip	On-chip	—	4.5	5.5	0.12
	CSTCR4M00G05	4.0	On-chip	On-chip	—	4.5	5.5	0.14
	CSTS0600MG06	6.0	On-chip	On-chip	—	4.5	5.5	0.14
	CSTCR6M00G55-R0	6.0	On-chip	On-chip	—	4.5	5.5	0.18

- Cautions**
1. Connect the oscillator as closely to the X1 and X2 pins as possible.
  2. Do not wire any other signal lines in the area indicated by the broken lines.
  3. Thoroughly evaluate the matching between the μPD70F3003A and the resonator.


(b)  $\mu$ PD70F3025A



Manufacturer	Part Number	Oscillation Frequency $f_{xx}$ (MHz)	Recommended Circuit Constant			Oscillation Voltage Range		Oscillation Stabilization Time (MAX.) $T_{OST}$ (ms)
			C1 (pF)	C2 (pF)	$R_d$ (W)	MIN. (V)	MAX. (V)	
Kyocera Corporation	PBRC4.00HR	4.0	On-chip	On-chip	—	4.5	5.5	0.12
	PBRC5.00HR	5.0	On-chip	On-chip	—	4.5	5.5	0.04
	PBRC6.00HR	6.0	On-chip	On-chip	—	4.5	5.5	0.04
	PBRC6.60HR	6.6	On-chip	On-chip	—	4.5	5.5	0.04
TDK	FCR4.0MC5	4.0	On-chip	On-chip	—	4.5	5.5	0.14
	FCR5.0MC5	5.0	On-chip	On-chip	—	4.5	5.5	0.13
	FCR6.0MC5	6.0	On-chip	On-chip	—	4.5	5.5	0.13
Murata Mfg. Co., Ltd	CSTS0400MG06	4.0	On-chip	On-chip	—	4.5	5.5	0.12
	CSTCR4M00G55-R0	4.0	On-chip	On-chip	—	4.5	5.5	0.14
	CSTS0600MG06	6.0	On-chip	On-chip	—	4.5	5.5	0.16
	CSTCR6M00G55-R0	6.0	On-chip	On-chip	—	4.5	5.5	0.19

- Cautions**
1. Connect the oscillator as closely to the X1 and X2 pins as possible.
  2. Do not wire any other signal lines in the area indicated by the broken lines.
  3. Thoroughly evaluate the matching between the  $\mu$ PD70F3025A and the resonator.

(2) External clock input



- Cautions**
1. Put the high-speed CMOS inverter as close to the X1 pins as possible.
  2. Sufficiently evaluate the matching between the  $\mu$ PD70F3003A, 70F3025A, or 70F3003A(A), and the high-speed CMOS inverter.



DC Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 5.0 V ±10%, V<sub>SS</sub> = 0 V)

(1/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	V <sub>IH</sub>	Except X1 and <b>Note</b>	2.2		V <sub>DD</sub> + 0.3	V
		<b>Note</b>	0.8V <sub>DD</sub>		V <sub>DD</sub> + 0.3	V
Input voltage, low	V <sub>IL</sub>	Except X1 and <b>Note</b>	-0.5		+0.8	V
		<b>Note</b>	-0.5		0.2V <sub>DD</sub>	V
Clock input voltage, high	V <sub>XH</sub>	X1	0.8V <sub>DD</sub>		V <sub>DD</sub> + 0.5	V
Clock input voltage, low	V <sub>XL</sub>	X1	-0.5		0.6	V
Schmitt trigger input threshold voltage	V <sub>T</sub> <sup>+</sup>	<b>Note</b> , rising		3.0		V
	V <sub>T</sub> <sup>-</sup>	<b>Note</b> , falling		2.0		V
Schmitt trigger input hysteresis width	V <sub>T</sub> <sup>+</sup> - V <sub>T</sub> <sup>-</sup>	<b>Note</b>	0.5			V
Output voltage, high	V <sub>OH</sub>	I <sub>OH</sub> = -2.5 mA	0.7V <sub>DD</sub>			V
		I <sub>OH</sub> = -100 μA	V <sub>DD</sub> - 0.4			V
Output voltage, low	V <sub>OL</sub>	I <sub>OC</sub> = 2.5 mA			0.45	V
Input leakage current, high	I <sub>LIH</sub>	V <sub>I</sub> = V <sub>DD</sub>			10	μA
Input leakage current, low	I <sub>LIL</sub>	V <sub>I</sub> = 0 V			-10	μA
Output leakage current, high	I <sub>LOH</sub>	V <sub>O</sub> = V <sub>DD</sub>			10	μA
Output leakage current, low	I <sub>LOL</sub>	V <sub>O</sub> = 0 V			-10	μA
Software pull-up resistor	R	P35/INTP131/SO3, P36/INTP132/SI3, P37/INTP133/SCK3	15	40	90	kΩ

**Note** P02 to P07, P12 to P17, P23, P24, P26, P27, P32 to P37, P112 to P117,  $\overline{\text{RESET}}$ , NMI, MODE, and their alternate-function pins.

**Remark** TYP. values are reference values for when T<sub>A</sub> = 25°C and V<sub>DD</sub> = 5.0 V.

(2/2)

Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Supply current	μPD70F3003A, 70F3003A(A)	Operating	I <sub>DD1</sub>	Direct mode		$2.2 \times \phi + 7.5$	$2.5 \times \phi + 22$	mA
				PLL mode		$2.3 \times \phi + 9.5$	$2.6 \times \phi + 25$	mA
		In HALT mode	I <sub>DD2</sub>	Direct mode		$1.2 \times \phi + 7.5$	$1.3 \times \phi + 15$	mA
				PLL mode		$1.3 \times \phi + 9.5$	$1.4 \times \phi + 17$	mA
		In IDLE mode	I <sub>DD3</sub>	Direct mode		$8 \times \phi + 300$	$10 \times \phi + 500$	μA
				PLL mode		$0.1 \times \phi + 2$	$0.2 \times \phi + 3$	mA
		In STOP mode	I <sub>DD4</sub>	CESEL = 0, <b>Note 1</b>		2	50	μA
				CESEL = 0, <b>Note 2</b>		2	200	μA
	CESEL = 1, <b>Note 1</b>				30	200	μA	
	CESEL = 1, <b>Note 2</b>				30	500	μA	
	μPD70F3025A	Operating	I <sub>DD1</sub>	Direct mode		$2.5 \times \phi + 8$	$2.8 \times \phi + 22.5$	mA
				PLL mode		$2.6 \times \phi + 10$	$2.9 \times \phi + 25.5$	mA
		In HALT mode	I <sub>DD2</sub>	Direct mode		$1.3 \times \phi + 7.5$	$1.4 \times \phi + 15$	mA
				PLL mode		$1.3 \times \phi + 12.5$	$1.4 \times \phi + 20$	mA
		In IDLE mode	I <sub>DD3</sub>	Direct mode		$8 \times \phi + 300$	$10 \times \phi + 500$	μA
				PLL mode		$0.1 \times \phi + 2$	$0.2 \times \phi + 3$	mA
In STOP mode		I <sub>DD4</sub>	CESEL = 0, <b>Note 1</b>		2	50	μA	
			CESEL = 0, <b>Note 2</b>		2	200	μA	
	CESEL = 1, <b>Note 1</b>			60	300	μA		
	CESEL = 1, <b>Note 2</b>			60	500	μA		

**Notes 1.**  $-40^{\circ}\text{C} \leq T_A \leq +50^{\circ}\text{C}$

**2.**  $50^{\circ}\text{C} < T_A \leq 85^{\circ}\text{C}$

**Remarks 1.** TYP. values are reference values for when  $T_A = 25^{\circ}\text{C}$  (except for the conditions in **Note 2**) and  $V_{DD} = 5.0\text{V}$ . The power supply current does not include  $AV_{REF1}$  to  $AV_{REF3}$  or the current that flows through software pull-up resistors.

**2.**  $\phi$ : Internal system clock frequency

Data Retention Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = V<sub>DDDR</sub>)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Data hold voltage	V <sub>DDDR</sub>	STOP mode	1.5		5.5	V	
Data hold current	I <sub>DDDR</sub>	μPD70F3003A, 70F3003A(A)	CESEL = 0, <b>Note 1</b>		0.4V <sub>DDDR</sub>	50	μA
			CESEL = 0, <b>Note 2</b>		0.4V <sub>DDDR</sub>	200	μA
		CESEL = 1, <b>Note 1</b>		6V <sub>DDDR</sub>	200	μA	
		CESEL = 1, <b>Note 2</b>		6V <sub>DDDR</sub>	500	μA	
	μPD70F3025A	CESEL = 0, <b>Note 1</b>		0.4V <sub>DDDR</sub>	50	μA	
		CESEL = 0, <b>Note 2</b>		0.4V <sub>DDDR</sub>	200	μA	
		CESEL = 1, <b>Note 1</b>		12V <sub>DDDR</sub>	300	μA	
		CESEL = 1, <b>Note 2</b>		12V <sub>DDDR</sub>	500	μA	
Supply voltage rise time	t <sub>RVD</sub>		200			μs	
Supply voltage fall time	t <sub>FVD</sub>		200			μs	
Supply voltage hold time (vs. STOP mode setting)	t <sub>HVD</sub>		0			ms	
STOP mode release signal input time	t <sub>DREL</sub>		0			ns	
Data hold input voltage, high	V <sub>IHDR</sub>	<b>Note 3</b>	0.9V <sub>DDDR</sub>		V <sub>DDDR</sub>	V	
Data hold input voltage, low	V <sub>ILDR</sub>	<b>Note 3</b>	0		0.1V <sub>DDDR</sub>	V	

**Notes 1.** -40°C ≤ T<sub>A</sub> ≤ +50°C

**2.** 50°C < T<sub>A</sub> ≤ 85°C

**3.** P02 to P07, P12 to P17, P23, P24, P26, P27, P32 to P37, P112 to P117, RESET, NMI, MODE, X1, and their alternate-function pins.


**Remark** TYP. values are reference values for when T<sub>A</sub> = 25°C (except for the conditions in **Note 2**) and V<sub>DD</sub> = 5.0 V.




AC Characteristics ( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ )

AC test input test points


- (a) P02 to P07, P12 to P17, P23, P24, P26, P27, P32 to P37, P112 to P117,  $\overline{\text{RESET}}$ , NMI, MODE, X1, and their alternate-function pins




- (b) Other than (a)



AC test output test points



Load condition




(1) Clock timing

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
X1 input cycle	<1> t <sub>CYX</sub>	Direct mode	15	<b>Note 1</b>	ns
		PLL mode (PLL lock status)	151 <sup>Note 2</sup>	<b>Note 3</b>	ns
X1 input width, high	<2> t <sub>WXH</sub>	Direct mode	6		ns
		PLL mode	60		ns
X1 input width, low	<3> t <sub>WXL</sub>	Direct mode	6		ns
		PLL mode	60		ns
X1 input rise time	<4> t <sub>XR</sub>	Direct mode		7	ns
		PLL mode		10	ns
X1 input fall time	<5> t <sub>XF</sub>	Direct mode		7	ns
		PLL mode		10	ns
CPU operating frequency	— φ		<b>Note 4</b>	33	MHz
CLKOUT output cycle	<6> t <sub>CYK</sub>		30	<b>Note 5</b>	ns
CLKOUT width, high	<7> t <sub>WKH</sub>		0.5 T – 5		ns
CLKOUT width, low	<8> t <sub>WKL</sub>		0.5 T – 5		ns
CLKOUT rise time	<9> t <sub>XR</sub>			5	ns
CLKOUT fall time	<10> t <sub>XF</sub>			5	ns
X1 ↓→ CLKOUT delay time	<11> t <sub>DXK</sub>	Direct mode	3	17	ns

- Notes 1.** When A/D converter used: 100 ns  
 When A/D converter not used: 250 ns
- 2.** When using A/D converter: The value when φ = 5 × f<sub>xx</sub> and φ = f<sub>xx</sub> are set. Setting φ = 1/2 × f<sub>xx</sub> is prohibited.  
 When not using A/D converter: The value when φ = 5 × f<sub>xx</sub>, φ = f<sub>xx</sub>, and φ = 1/2 × f<sub>xx</sub> are set.
- 3.** When using A/D converter: 250 ns (when φ = 5 × f<sub>xx</sub> is set) and 200 ns (when φ = f<sub>xx</sub> is set). Setting φ = 1/2 × f<sub>xx</sub> is prohibited.  
 When not using A/D converter: 250 ns (when φ = 5 × f<sub>xx</sub>, φ = f<sub>xx</sub>, and φ = 1/2 × f<sub>xx</sub> are set).
- 4.** When A/D converter used: 5 MHz  
 When A/D converter not used: 2 MHz
- 5.** When A/D converter used: 200 ns  
 When A/D converter not used: 500 ns


**Remark** T = t<sub>CYK</sub>



(2) Input wave


(a) P02 to P07, P12 to P17, P23, P24, P26, P27, P32 to P37, P112 to P117, RESET, NMI, MODE, and their alternate-function pins

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Input rise time	<12> $t_{IR2}$			20	ns
Input fall time	<13> $t_{IF2}$			20	ns




(b) Other than (a)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Input rise time	<14> $t_{IR1}$			10	ns
Input fall time	<15> $t_{IF1}$			10	ns



(3) Output wave (other than CLKOUT)


Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Output rise time	<16> $t_{OR}$			10	ns
Output fall time	<17> $t_{OF}$			10	ns



(4) Reset timing

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{RESET}}$ width, high	<18> $t_{WRSH}$		500		ns
$\overline{\text{RESET}}$ width, low	<19> $t_{WRSL}$	On power application, or on releasing STOP mode	$500 + T_{OST}$		ns
		Except on power application, or except on releasing STOP mode	500		ns

**Remark**  $T_{OST}$ : Oscillation stabilization time





(5) Read timing (1/2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address	<20> tDKA		3	20	ns
Delay time from CLKOUT↑ to R $\bar{W}$ , $\bar{UBEN}$ , $\bar{LBEN}$	<78> tDKA2		-2	+13	ns
Delay time from CLKOUT↑ to address float	<21> tFKA		3	15	ns
Delay time from CLKOUT↓ to ASTB	<22> tDKST		3	15	ns
Delay time from CLKOUT↓ to $\bar{DSTB}$	<23> tDKD		3	15	ns
Data input setup time (to CLKOUT↑)	<24> tSIDK		5		ns
Data input hold time (from CLKOUT↑)	<25> tHKID		5		ns
$\bar{WAIT}$ setup time (to CLKOUT↓)	<26> tSWTK		5		ns
$\bar{WAIT}$ hold time (from CLKOUT↓)	<27> tHKWT		5		ns
Address hold time (from CLKOUT↑)	<28> tHKA		0		ns
Address setup time (to ASTB↓)	<29> tSAST	-40°C ≤ T <sub>A</sub> ≤ +70°C	0.5 T - 10		ns
		70°C < T <sub>A</sub> ≤ 85°C	0.5 T - 12		ns
Address hold time (from ASTB↓)	<30> tHSTA		0.5 T - 10		ns
Delay time from $\bar{DSTB}$ ↓ to address float	<31> tFDA			0	ns
Data input setup time (to address)	<32> tSAID	-40°C ≤ T <sub>A</sub> ≤ +70°C		(2 + n) T - 22	ns
		70°C < T <sub>A</sub> ≤ 85°C		(2 + n) T - 25	ns
Data input setup time (to $\bar{DSTB}$ ↓)	<33> tSDID	-40°C ≤ T <sub>A</sub> ≤ +70°C		(1 + n) T - 20	ns
		70°C < T <sub>A</sub> ≤ 85°C		(1 + n) T - 24	ns
Delay time from ASTB↓ to $\bar{DSTB}$ ↓	<34> tDSTD		0.5 T - 10		ns
Data input hold time (from $\bar{DSTB}$ ↑)	<35> tHDID		0		ns
Delay time from $\bar{DSTB}$ ↑ to address output	<36> tDDA		(1 + i) T		ns
Delay time from $\bar{DSTB}$ ↑ to ASTB↑	<37> tDDSTH		0.5 T - 10		ns
Delay time from $\bar{DSTB}$ ↑ to ASTB↓	<38> tDDSTL		(1.5 + i) T - 10		ns
$\bar{DSTB}$ low-level width	<39> tWDL	-40°C ≤ T <sub>A</sub> ≤ +70°C	(1 + n) T - 10		ns
		70°C < T <sub>A</sub> ≤ 85°C	(1 + n) T - 13		ns
ASTB high-level width	<40> tWSTH		T - 10		ns
$\bar{WAIT}$ setup time (to address)	<41> tSAWT1	n ≥ 1, -40°C ≤ T <sub>A</sub> ≤ +70°C		1.5 T - 20	ns
		n ≥ 1, 70°C < T <sub>A</sub> ≤ 85°C		1.5 T - 24	ns
	<42> tSAWT2	n ≥ 1, -40°C ≤ T <sub>A</sub> ≤ +70°C		(1.5 + n) T - 20	ns
		n ≥ 1, 70°C < T <sub>A</sub> ≤ 85°C		(1.5 + n) T - 24	ns
$\bar{WAIT}$ hold time (from address)	<43> tHAWT1	n ≥ 1	(0.5 + n) T		ns
	<44> tHAWT2	n ≥ 1	(1.5 + n) T		ns
$\bar{WAIT}$ setup time (to ASTB↓)	<45> tSSTWT1	n ≥ 1, -40°C ≤ T <sub>A</sub> ≤ +70°C		T - 18	ns
		n ≥ 1, 70°C < T <sub>A</sub> ≤ 85°C		T - 20	ns
	<46> tSSTWT2	n ≥ 1		(1 + n) T - 15	ns
$\bar{WAIT}$ hold time (from ASTB↓)	<47> tHSTWT1	n ≥ 1	nT		ns
	<48> tHSTWT2	n ≥ 1	(1 + n) T		ns


Remarks 1. T = t<sub>cyk</sub>

2. n indicates the number of wait clocks inserted in the bus cycle. The sampling timing differs when the programmable wait state is inserted.

3. i indicates the number of idle states (0 or 1) t be inserted in the read cycle.

4. Be sure to observe at least one of data input hold times t<sub>HKID</sub> (<25>) and t<sub>HDID</sub> (<35>).

(5) Read Timing (2/2): 1 wait




(6) Write timing (1/2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address	<20> tDKA		3	20	ns
Delay time from CLKOUT↑ to R $\bar{W}$ , $\bar{UBEN}$ , $\bar{LBEN}$	<78> tDKA2		-2	+13	ns
Delay time from CLKOUT↓ to ASTB	<22> tDKST		3	15	ns
Delay time from CLKOUT↑ to $\bar{DSTB}$	<23> tDKD		3	15	ns
$\bar{WAIT}$ setup time (to CLKOUT↓)	<26> tSWTK		5		ns
$\bar{WAIT}$ hold time (from CLKOUT↓)	<27> tHKWT		5		ns
Address hold time (from CLKOUT↑)	<28> tHKA		0		ns
Address setup time (to ASTB↓)	<29> tSAST	-40°C ≤ T <sub>A</sub> ≤ +70°C	0.5 T - 10		ns
		70°C < T <sub>A</sub> ≤ 85°C	0.5 T - 12		ns
Address hold time (from ASTB↓)	<30> tHSTA		0.5 T - 10		ns
Delay time from ASTB↓ to $\bar{DSTB}$ ↓	<34> tDSTD		0.5 T - 10		ns
Delay time from $\bar{DSTB}$ ↑ to $\bar{ASTB}$ ↑	<37> tDDSTH		0.5 T - 10		ns
$\bar{DSTB}$ low-level width	<39> tWDL	-40°C ≤ T <sub>A</sub> ≤ +70°C	(1 + n) T - 10		ns
		70°C < T <sub>A</sub> ≤ 85°C	(1 + n) T - 13		ns
$\bar{ASTB}$ high-level width	<40> tWSTH		T - 10		ns
$\bar{WAIT}$ setup time (to address)	<41> tSAWT1	n ≥ 1, -40°C ≤ T <sub>A</sub> ≤ +70°C		1.5 T - 20	ns
		n ≥ 1, 70°C < T <sub>A</sub> ≤ 85°C		1.5 T - 24	ns
	<42> tSAWT2	n ≥ 1, -40°C ≤ T <sub>A</sub> ≤ +70°C		(1.5 + n) T - 20	ns
		n ≥ 1, 70°C < T <sub>A</sub> ≤ 85°C		(1.5 + n) T - 24	ns
$\bar{WAIT}$ hold time (from address)	<43> tHAWT1	n ≥ 1	(0.5 + n) T		ns
	<44> tHAWT2	n ≥ 1	(1.5 + n) T		ns
$\bar{WAIT}$ setup time (to ASTB↓)	<45> tSSTWT1	n ≥ 1, -40°C ≤ T <sub>A</sub> ≤ +70°C		T - 18	ns
		n ≥ 1, 70°C < T <sub>A</sub> ≤ 85°C		T - 20	ns
	<46> tSSTWT2	n ≥ 1		(1 + n) T - 15	ns
$\bar{WAIT}$ hold time (from ASTB↓)	<47> tHSTWT1	n ≥ 1	nT		ns
	<48> tHSTWT2	n ≥ 1	(1 + n) T		ns
Address hold time (from CLKOUT↑)	<49> tDKOD	-40°C ≤ T <sub>A</sub> ≤ +70°C		20	ns
		70°C < T <sub>A</sub> ≤ 85°C		23	ns
Delay time from $\bar{DSTB}$ ↓ to data output	<50> tDDOD			10	ns
Data output hold time (from CLKOUT↑)	<51> tHKOD		0		ns
Data output setup time (to $\bar{DSTB}$ ↑)	<52> tSODD		(1 + n) T - 15		ns
Data output hold time (from $\bar{DSTB}$ ↑)	<53> tHDOD		T - 10		ns

Remarks 1. T = t<sub>CYK</sub>

- n indicates the number of wait clocks inserted in the bus cycle. The sampling timing differs when the programmable wait state is inserted.

(6) Write timing (2/2): 1 wait




(7) Bus hold timing (1/2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{HLDRQ}}$ setup time (to CLKOUT↓)	<54> $t_{\text{SHOK}}$		5		ns
$\overline{\text{HLDRQ}}$ hold time (from CLKOUT↓)	<55> $t_{\text{HKHQ}}$		5		ns
Delay time from $\overline{\text{HLDAK}}$ to CLKOUT↑	<56> $t_{\text{DKHA}}$			20	ns
$\overline{\text{HLDRQ}}$ high-level width	<57> $t_{\text{WHQH}}$		T + 10		ns
$\overline{\text{HLDAK}}$ low-level width	<58> $t_{\text{WHAL}}$	$-40^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$	T - 10		ns
		$70^{\circ}\text{C} < T_A \leq 85^{\circ}\text{C}$	T - 12		ns
Delay time from CLKOUT↑ to bus float	<59> $t_{\text{DKF}}$			20	ns
Delay time from $\overline{\text{HLDAK}}$ ↑ to bus output	<60> $t_{\text{DHAC}}$		-3		ns
Delay time from $\overline{\text{HLDRQ}}$ ↓ to $\overline{\text{HLDAK}}$ ↓	<61> $t_{\text{DHQA1}}$			(2 n + 7.5) T + 20	ns
Delay time from $\overline{\text{HLDRQ}}$ ↑ to $\overline{\text{HLDAK}}$ ↑	<62> $t_{\text{DHQA2}}$		0.5 T	1.5 T + 20	ns

**Remarks 1.** T =  $t_{\text{CYK}}$

**2.** n indicates the number of wait clocks inserted in the bus cycle. The sampling timing differs when the programmable wait state is inserted.


(7) Bus hold timing (2/2)



(8) Interrupt timing

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
NMI width, high	<63> $t_{WNIH}$		500		ns
NMI width, low	<64> $t_{WNIL}$		500		ns
INTPn width, high	<65> $t_{WITH}$	n = 110 to 113, 120 to 123, 130 to 133, 140 to 143	3 T + 10		ns
INTPn width, low	<66> $t_{WITL}$	n = 110 to 113, 120 to 123, 130 to 133, 140 to 143	3 T + 10		ns

**Remark** T =  $t_{CYK}$



(9) CSI timing (1/2)

(a) Master mode

(i) CSI0 to CSI2 timing

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{SCKn}$ cycle	<67> $t_{CYSK1}$	Output	120		ns
$\overline{SCKn}$ high-level width	<68> $t_{WSKH1}$	Output	$0.5 t_{CYSK1} - 20$		ns
$\overline{SCKn}$ low-level width	<69> $t_{WSKL1}$	Output	$0.5 t_{CYSK1} - 20$		ns
SIn setup time (to $\overline{SCKn}\uparrow$ )	<70> $t_{SSISK1}$		30		ns
SIn hold time (from $\overline{SCKn}\uparrow$ )	<71> $t_{HSKSI1}$		0		ns
SOn output delay time (from $\overline{SCKn}\downarrow$ )	<72> $t_{DSKSO1}$			18	ns
SOn output hold time (from $\overline{SCKn}\uparrow$ )	<73> $t_{HSKSO1}$		$0.5 t_{CYSK1} - 5$		ns

**Remark** n = 0 to 2

(ii) CSI3 timing

Parameter	Symbol	Conditions	MIN.	MAX.	Unit	
$\overline{SCK3}$ cycle	<67> $t_{CYSK3}$	Output	$R_L = 1.5$ $k\Omega$ $C_L = 50$ $pF$		ns	
$\overline{SCK3}$ high-level width	<68> $t_{WSKH3}$	Output		$0.5 t_{CYSK3} - 70$		ns
$\overline{SCK3}$ low-level width	<69> $t_{WSKL3}$	Output		$0.5 t_{CYSK3} - 70$		ns
SI3 setup time (to $\overline{SCK3}\uparrow$ )	<70> $t_{SSISK3}$		100		ns	
SI3 hold time (from $\overline{SCK3}\uparrow$ )	<71> $t_{HSKSI3}$		50		ns	
SO3 output delay time (from $\overline{SCK3}\downarrow$ )	<72> $t_{DSKSO3}$	$R_L = 1.5 K\Omega$ $C_L = 50 pF$		150	ns	
SO3 output hold time (from $\overline{SCK3}\uparrow$ )	<73> $t_{HSKSO3}$		$0.5 t_{CYSK3} - 5$		ns	

**Remark**  $R_L$  and  $C_L$  are the load resistance and load capacitance respectively of the  $\overline{SCK3}$  and SO3 output lines.

(b) Slave mode

(i) CSI0 to CSI2 timing

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{SCKn}$ cycle	<67> $t_{CYSK2}$	Input	120		ns
$\overline{SCKn}$ high-level width	<68> $t_{WSKH2}$	Input	30		ns
$\overline{SCKn}$ low-level width	<69> $t_{WSKL2}$	Input	30		ns
SIn setup time (to $\overline{SCKn}\uparrow$ )	<70> $t_{SSISK2}$		10		ns
SIn hold time (from $\overline{SCKn}\uparrow$ )	<71> $t_{HSKSI2}$		10		ns
SOn output delay time (from $\overline{SCKn}\downarrow$ )	<72> $t_{DSKSO2}$			30	ns
SOn output hold time (from $\overline{SCKn}\uparrow$ )	<73> $t_{HSKSO2}$		$t_{WSKH2}$		ns

**Remark** n = 0 to 2




(9) CSI timing (2/2)

(ii) CSI3 timing

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{SCK3}$ cycle	<67> $t_{CYSK4}$	Input	500		ns
$\overline{SCK3}$ high-level width	<68> $t_{WSKH4}$	Input	180		ns
$\overline{SCK3}$ low-level width	<69> $t_{WSKL4}$	Input	180		ns
SI3 setup time (to $\overline{SCK3}\uparrow$ )	<70> $t_{SSISK4}$		100		ns
SI3 hold time (from $\overline{SCK3}\uparrow$ )	<71> $t_{HSKSI4}$		50		ns
SO3 output delay time (from $\overline{SCK3}\downarrow$ )	<72> $t_{DSKSO4}$	$R_L = 1.5\text{ k}\Omega$		150	ns
SO3 output hold time (from $\overline{SCK3}\uparrow$ )	<73> $t_{HSKSO4}$	$C_L = 50\text{ pF}$	$t_{WSKH4}$		ns


**Remark**  $R_L$  and  $C_L$  are the load resistance and load capacitance respectively of the  $\overline{SCK3}$  and SO3 output lines.



(10) RPU timing

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Tl1n high-level width	<74> $t_{WTH}$		$3 T + 10$		ns
Tl1n low-level width	<75> $t_{WTL}$		$3 T + 10$		ns
TCLR1n high-level width	<76> $t_{WCH}$		$3 T + 10$		ns
TCLR1n low-level width	<77> $t_{WCL}$		$3 T + 10$		ns

**Remark**  $T = t_{CYK}$



A/D Converter Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = AV<sub>DD</sub> = 5 V ±10%, V<sub>SS</sub> = AV<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	—		10	10	10	bit
Overall error <sup>Note 1</sup>	—	4.5 V ≤ AV <sub>REF1</sub> ≤ AV <sub>DD</sub>			±0.4	%FSR
	—	3.5 V ≤ AV <sub>REF1</sub> ≤ AV <sub>DD</sub>			±0.7	%FSR
Quantization error	—				±1/2	LSB
Conversion time	t <sub>CONV</sub>	4.5 V ≤ AV <sub>REF1</sub> ≤ AV <sub>DD</sub>	60			t <sub>cyk</sub>
		3.5 V ≤ AV <sub>REF1</sub> ≤ AV <sub>DD</sub>	60			t <sub>cyk</sub>
Sampling time	t <sub>SAMP</sub>	4.5 V ≤ AV <sub>REF1</sub> ≤ AV <sub>DD</sub>	10			t <sub>cyk</sub>
		3.5 V ≤ AV <sub>REF1</sub> ≤ AV <sub>DD</sub>	10			t <sub>cyk</sub>
Zero-scale error <sup>Note 1</sup>	—	4.5 V ≤ AV <sub>REF1</sub> ≤ AV <sub>DD</sub>		±1.5	±3.5	LSB
	—	3.5 V ≤ AV <sub>REF1</sub> ≤ AV <sub>DD</sub>		±1.5	±4.5	LSB
Full-scale error <sup>Note 1</sup>	—	4.5 V ≤ AV <sub>REF1</sub> ≤ AV <sub>DD</sub>		±1.5	±2.5	LSB
	—	3.5 V ≤ AV <sub>REF1</sub> ≤ AV <sub>DD</sub>		±1.5	±4.5	LSB
Non-linearity error <sup>Note 1</sup>	—	4.5 V ≤ AV <sub>REF1</sub> ≤ AV <sub>DD</sub>		±1.5	±2.5	LSB
	—	3.5 V ≤ AV <sub>REF1</sub> ≤ AV <sub>DD</sub>		±1.5	±4.5	LSB
Analog input voltage <sup>Note 2</sup>	V <sub>IAN</sub>		-0.3		AV <sub>DD</sub> + 0.3	V
Reference voltage	AV <sub>REF1</sub>		3.5		AV <sub>DD</sub>	V
AV <sub>REF1</sub> current	AI <sub>REF1</sub>			1.2	3.0	mA
AV <sub>DD</sub> supply current	AI <sub>DD</sub>			2.3	6.0	mA

- Notes**
1. Except quantization error.
  2. The conversion result is 000H when V<sub>IAN</sub> = 0.  
 Converted with 10-bit resolution when 0 < V<sub>IAN</sub> < AV<sub>REF1</sub>.  
 The conversion result is 3FFH when AV<sub>REF1</sub> ≤ V<sub>IAN</sub> ≤ AV<sub>DD</sub>.

D/A Converter Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = AV<sub>DD</sub> = 5 V ±10%, V<sub>SS</sub> = AV<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	—		8	8	8	bit
Overall error	—	Load conditions: 2 MΩ, 30 pF AV <sub>REF2</sub> = V <sub>DD</sub> AV <sub>REF3</sub> = 0			0.8	%
	—	Load conditions: 2 MΩ, 30 pF AV <sub>REF2</sub> = 0.75 V <sub>DD</sub> AV <sub>REF3</sub> = 0.25 V <sub>DD</sub>			1.0	%
	—	Load conditions: 4 MΩ, 30 pF AV <sub>REF2</sub> = V <sub>DD</sub> AV <sub>REF3</sub> = 0			0.6	%
	—	Load conditions: 4 MΩ, 30 pF AV <sub>REF2</sub> = 0.75 V <sub>DD</sub> AV <sub>REF3</sub> = 0.25 V <sub>DD</sub>			0.8	%
Settling time	—	Load conditions: 2 MΩ, 30 pF			10	μs
Output resistance	RO			8		kΩ
AV <sub>REF2</sub> input voltage	AV <sub>REF2</sub>		0.75V <sub>DD</sub>		V <sub>DD</sub>	V
AV <sub>REF3</sub> input voltage	AV <sub>REF3</sub>		0		0.25V <sub>DD</sub>	V
Resistance between AV <sub>REF2</sub> and AV <sub>REF3</sub>	R <sub>AIREF</sub>	DACS0, DACS1 = 55H	2	4		kΩ

### 3.2 Flash Memory Programming Mode

Basic Characteristics (T<sub>A</sub> = 10 to 40°C (when rewriting), T<sub>A</sub> = -40 to +85°C (when not rewriting), V<sub>DD</sub> = AV<sub>DD</sub> = 5 V ±10%, V<sub>SS</sub> = AV<sub>SS</sub> = 0 V)

(1) μPD70F3003A (all ranks), 70F3025A (except K, E, P, X rank)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Operating frequency	$\phi$		10		33	MHz
V <sub>PP</sub> supply voltage	V <sub>PP1</sub>	During flash memory programming	9.7	10.3	10.6	V
	V <sub>PP_L</sub>	V <sub>PP</sub> low-level detection	-0.5		0.2V <sub>DD</sub>	V
	V <sub>PP_M</sub>	V <sub>PP</sub> , V <sub>DD</sub> level detection	0.8V <sub>DD</sub>		1.2V <sub>DD</sub>	V
	V <sub>PP_H</sub>	V <sub>PP</sub> high-voltage level detection	9.7	10.3	10.6	V
V <sub>DD</sub> supply current	I <sub>DO</sub>	V <sub>PP</sub> = V <sub>PP1</sub>			3.0 × $\phi$ + 25	mA
V <sub>PP</sub> supply current	I <sub>PP</sub>	V <sub>PP</sub> = 10.3 V			200	mA
Step erase time	t <sub>ER</sub>	<b>Note 1</b>		0.2		s
Overall erase time per area	t <sub>ERA</sub>	When the step erase time = 0.2 s, <b>Note 2</b>			40	s/area
Write-back time	t <sub>WB</sub>	<b>Note 3</b>		5		ms
Number of write-backs per write-back command	C <sub>WB</sub>	When the write-back time = 5 ms, <b>Note 4</b>			50	Count/write-back command
Number of erase/write-backs	C <sub>ERWB</sub>				16	Count
Step writing time	t <sub>WT</sub>	<b>Note 5</b>		50		μs
Overall writing time per word	t <sub>WTW</sub>	When the step writing time = 50 μs (1 word = 4 bytes), <b>Note 6</b>	50		500	μs/word
Number of rewrites per area	C <sub>ERWR</sub>	1 erase + 1 write after erase = 1 rewrite, <b>Note 7</b>		20		Count/area

- Notes**
- The recommended setting value of the step erase time is 0.2 s.
  - The prewrite time prior to erasure and the erase verify time (write-back time) are not included.
  - The recommended setting value of the step erase time is 5 ms.
  - Write-back is executed once by the issuance of the write-back command. Therefore, the retry count must be the maximum value minus the number of commands issued.
  - The recommended setting value of the step writing time is 50 μs.
  - 100 μs is added to the actual writing time per word. The internal verify time during and after the writing is not included.
  - When writing initially to shipped products, it is counted as one rewrite for both “erase to write” and “write only”.

**Example** (P: Write, E: Erase)

Shipped product —→ P → E → P → E → P: 3 rewrites  
 Shipped product → E → P → E → P → E → P: 3 rewrites

- Cautions**
1.  $V_{PP}$  pull-down resistance value ( $R_{V_{PP}}$ ) is recommended to be in the range 5 k $\Omega$  to 15 k $\Omega$ .
  2. Set the transfer rate between programmer and device as follows.  
CSI0: 0.2 to 1 MHz  
UART0: 4,800 to 76,800 bps

- Remarks**
1. When the PG-FP3 is used, a time parameter required for writing/erasing by downloading parameter files is automatically set. Do not change the settings unless otherwise specified.
  2. Area 0 = 00000H to 1FFFFH, area 1 = 20000H to 3FFFFH (area 1 is provided in the  $\mu$ PD70F3025A only)
  3. The rank is indicated by the 5th character from the left in the lot number.
  4. The I rank applies to engineering samples (ES) only. The operation of an ES is not guaranteed.
  5.  $\phi$ : Internal system clock frequency

(2) μPD70F3025A (X rank)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Operating frequency	$\phi$	<b>Note 1</b>	10		33	MHz
V <sub>PP</sub> supply voltage	V <sub>PP1</sub>	During flash memory programming	9.7	10.3	10.6	V
	V <sub>PPL</sub>	V <sub>PP</sub> low-level detection	-0.5		0.2V <sub>DD</sub>	V
	V <sub>PPM</sub>	V <sub>PP</sub> , V <sub>DD</sub> level detection	0.8V <sub>DD</sub>		1.2V <sub>DD</sub>	V
	V <sub>PPH</sub>	V <sub>PP</sub> high-voltage level detection	9.7	10.3	10.6	V
V <sub>DD</sub> supply current	I <sub>DD</sub>	V <sub>PP</sub> = V <sub>PP1</sub>			3.0 × $\phi$ + 25	mA
V <sub>PP</sub> supply current	I <sub>PP</sub>	V <sub>PP</sub> = 10.3 V			200	mA
Step erase time	t <sub>ER</sub>	<b>Note 1</b>		2		s
Overall erase time per area	t <sub>ERA</sub>	When the step erase time = 2 s, <b>Note 2</b>			40	s/area
Step writing time	t <sub>WT</sub>	<b>Note 3</b>		200		μs
Overall writing time per word	t <sub>TW</sub>	When the step writing time = 200 μs (1 word = 4 bytes), <b>Note 4</b>	200		2000	μs/word
Number of rewrites per area	C <sub>ERWR</sub>	1 erase + 1 write after erase = 1 rewrite, <b>Note 5</b>	20			Count/area

- Notes**
- The recommended setting value of the step erase time is 2 s.
  - The prewrite time prior to erasure and the erase verify time (write-back time) are not included.
  - The recommended setting value of the step writing time is 200 μs.
  - 100 μs is added to the actual writing time per word. The internal verify time during and after the writing is not included.
  - When writing initially to shipped products, it is counted as one rewrite for both “erase to write” and “write only”.

**Example** (P: Write, E: Erase)


Shipped product → P → E → P → E → P: 3 rewrites  
 Shipped product → E → P → E → P → E → P: 3 rewrites

- Cautions**
- V<sub>PP</sub> pull-down resistance value (R<sub>VPP</sub>) is recommended to be in the range 5 kΩ to 15 kΩ.
  - Set the transfer rate between programmer and device as follows.  
 CSIO: 0.2 to 1 MHz  
 UART0: 4,800 to 76,800 bps

- Remarks**
- When the PG-FP3 is used, a time parameter required for writing/erasing by downloading parameter files is automatically set. Do not change the settings unless otherwise specified.
  - Area 0 = 00000H to 1FFFFH, area 1 = 20000H to 3FFFFH
  - The rank is indicated by the 5th character from the left in the lot number.
  - The K, E, P, and X rank products do not support handshake mode. The I rank applies to engineering samples (ES) only. The operation of an ES is not guaranteed.
  - $\phi$ : Internal system clock frequency

★ 4. PACKAGE DRAWING

100-PIN PLASTIC LQFP (FINE PITCH) (14x14)



**NOTE**

Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	16.00±0.20
B	14.00±0.20
C	14.00±0.20
D	16.00±0.20
F	1.00
G	1.00
H	0.22 <sup>+0.05</sup> <sub>-0.04</sub>
I	0.08
J	0.50 (T.P.)
K	1.00±0.20
L	0.50±0.20
M	0.17 <sup>+0.03</sup> <sub>-0.07</sub>
N	0.08
P	1.40±0.05
Q	0.10±0.05
R	3° <sup>+7°</sup> <sub>-3°</sub>
S	1.60 MAX.

**S100GC-50-8EU, 8EA-2**



**5. RECOMMENDED SOLDERING CONDITIONS**

The μPD70F3003A, 70F3025A, and 70F3003A(A) should be soldered and mounted under the following recommended conditions.

For details of the recommended soldering conditions, refer to the document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, contact an NEC sales representative.

**Table 5-1. Soldering Mounting Type Soldering Conditions**

(1) μPD70F3003AGC-33-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14)

μPD70F3025AGC-33-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Three times or less, Exposure limit: 3 days <sup>Note</sup> (after that, prebake at 125°C for 10 to 72 hours)	IR35-103-3
VPS	Package peak temperature: 215°C, Time: 25 to 40 seconds (at 200°C or higher), Count: Three times or less, Exposure limit: 3 days <sup>Note</sup> (after that, prebake at 125°C for 10 to 72 hours)	VP15-103-3
Partial heating	Pin temperature: 300°C max., Time 3 seconds max. (per pin row)	—

**Note** After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

**Caution** Do not use different soldering methods together (except for partial heating).

★ (2) μPD70F3003AGC(A)-33-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14)


Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Two times or less, Exposure limit: 3 days <sup>Note</sup> (after that, prebake at 125°C for 10 to 72 hours)	IR35-103-2
VPS	Package peak temperature: 215°C, Time: 25 to 40 seconds (at 200°C or higher), Count: Two times or less, Exposure limit: 3 days <sup>Note</sup> (after that, prebake at 125°C for 10 to 72 hours)	VP15-103-2
Partial heating	Pin temperature: 300°C max., Time 3 seconds max. (per pin row)	—

**Note** After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

**Caution** Do not use different soldering methods together (except for partial heating).

★ APPENDIX NOTES ON TARGET SYSTEM DESIGN

The following shows a diagram of the connection conditions between the in-circuit emulator option board and conversion connector. Design your system making allowances for conditions such as the form of parts mounted on the target system as shown below.



[MEMO]

[MEMO]

[MEMO]

## NOTES FOR CMOS DEVICES

**① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS**

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

**② HANDLING OF UNUSED INPUT PINS FOR CMOS**

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to  $V_{DD}$  or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

**③ STATUS BEFORE INITIALIZATION OF MOS DEVICES**

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

**Related document:**  $\mu$ PD703003A, 703004A, 703025A, 703003A(A), 703025A(A) Data Sheet (U13188E)

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

**V850 Series and V853 are trademarks of NEC Corporation.**

## Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

**NEC Electronics Inc. (U.S.)**

Santa Clara, California  
 Tel: 408-588-6000  
 800-366-9782  
 Fax: 408-588-6130  
 800-729-9288

**NEC Electronics (Europe) GmbH**

Duesseldorf, Germany  
 Tel: 0211-65 03 01  
 Fax: 0211-65 03 327

- Branch The Netherlands  
 Eindhoven, The Netherlands  
 Tel: 040-244 58 45  
 Fax: 040-244 45 80

- Branch Sweden  
 Taebby, Sweden  
 Tel: 08-63 80 820  
 Fax: 08-63 80 388

**NEC Electronics (France) S.A.**

Vélizy-Villacoublay, France  
 Tel: 01-3067-58-00  
 Fax: 01-3067-58-99

**NEC Electronics (France) S.A.  
 Representación en España**

Madrid, Spain  
 Tel: 091-504-27-87  
 Fax: 091-504-28-60

**NEC Electronics Italiana S.R.L.**

Milano, Italy  
 Tel: 02-66 75 41  
 Fax: 02-66 75 42 99

**NEC Electronics (UK) Ltd.**

Milton Keynes, UK  
 Tel: 01908-691-133  
 Fax: 01908-670-290

**NEC Electronics Hong Kong Ltd.**

Hong Kong  
 Tel: 2886-9318  
 Fax: 2886-9022/9044

**NEC Electronics Hong Kong Ltd.**

Seoul Branch  
 Seoul, Korea  
 Tel: 02-528-0303  
 Fax: 02-528-4411

**NEC Electronics Singapore Pte. Ltd.**

Novena Square, Singapore  
 Tel: 253-8311  
 Fax: 250-3583

**NEC Electronics Taiwan Ltd.**

Taipei, Taiwan  
 Tel: 02-2719-2377  
 Fax: 02-2719-5951

**NEC do Brasil S.A.**

Electron Devices Division  
 Guarulhos-SP, Brasil  
 Tel: 11-6462-6810  
 Fax: 11-6462-6829

• **The information in this document is current as of November, 2001. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.**

- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:  
"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.

"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.

(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).