

# MOS INTEGRATED CIRCUIT

## $\mu$ PD703103A, 703105A, 703106A, 703106A(A), 703107A, 703107A(A)

### V850E/MA1™

### 32-BIT SINGLE-CHIP MICROCONTROLLERS

#### DESCRIPTION

The  $\mu$ PD703103A, 703105A, 703106A, 703106A(A), 703107A, and 703107A(A) are products of the V850 Series™ of 32-bit single-chip microcontroller for real-time control applications. These microcontrollers integrate a 32-bit CPU, ROM, RAM, an interrupt controller, a real-time pulse unit, a serial interface, an A/D converter, a DMA controller, and other functions on a single chip.

Detailed function descriptions are provided in the following user's manuals. Be sure to read them before designing.

V850E/MA1 Hardware User's Manual: U14359E

V850E1 Architecture User's Manual: U14559E

#### FEATURES

- Number of instructions: 83
- Minimum instruction execution time: 20 ns (50 MHz internal operation)
- General-purpose registers: 32 bits  $\times$  32 registers
- Instruction set optimized for control applications
- Internal memory
  - ROM: None ( $\mu$ PD703103A)
    - 128 KB ( $\mu$ PD703105A, 703106A, 703106A(A))
    - 256 KB ( $\mu$ PD703107A, 703107A(A))
  - RAM: 4 KB ( $\mu$ PD703103A, 703105A)
    - 10 KB ( $\mu$ PD703106A, 703106A(A), 703107A, 703107A(A))
- Memory access control (supporting EDO DRAM, SDRAM, and page ROM)
- Advanced internal interrupt controller
- Real-time pulse unit suitable for control operations
- Powerful serial interface (with dedicated internal baud rate generator)
- On-chip clock generator
- 10-bit resolution A/D converter: 8 channels
- DMA controller: 4 channels
- Power saving functions

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.  
Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

**APPLICATIONS**

- Office machines (such as ink jet printers, facsimiles, and PPCs)
- Multimedia systems (such as digital still cameras, DVD players, and video printers)

**ORDERING INFORMATION**

Part Number	Package	Quality Grade
$\mu$ PD703103AGJ-UEN	144-pin plastic LQFP (fine pitch) (20 × 20)	Standard
$\mu$ PD703105AGJ-xxx-UEN	144-pin plastic LQFP (fine pitch) (20 × 20)	Standard
$\mu$ PD703106AGJ-xxx-UEN	144-pin plastic LQFP (fine pitch) (20 × 20)	Standard
$\mu$ PD703107AGJ-xxx-UEN	144-pin plastic LQFP (fine pitch) (20 × 20)	Standard
$\mu$ PD703106AF1-xxx-EN4	161-pin plastic FBGA (13 × 13)	Standard
$\mu$ PD703107AF1-xxx-EN4	161-pin plastic FBGA (13 × 13)	Standard
$\mu$ PD703106AGJ(A)-xxx-UEN <sup>Note</sup>	144-pin plastic LQFP (fine pitch) (20 × 20)	Special
$\mu$ PD703107AGJ(A)-xxx-UEN <sup>Note</sup>	144-pin plastic LQFP (fine pitch) (20 × 20)	Special

**Note** Under development

**Remark** xxx indicates ROM code suffix.

The  $\mu$ PD703106A, 703107A and  $\mu$ PD703106A(A), 703107A(A) differ in the quality grade only.

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

**PIN CONFIGURATION (TOP VIEW)**

- 144-pin plastic LQFP (fine pitch) (20 x 20)

$\mu$ PD703103AGJ-UEN


$\mu$ PD703106AGJ(A)-xxx-UEN

$\mu$ PD703105AGJ-xxx-UEN

$\mu$ PD703107AGJ-xxx-UEN

$\mu$ PD703106AGJ-xxx-UEN


$\mu$ PD703107AGJ(A)-xxxx-UEN



• 161-pin plastic FBGA (13 × 13)

$\mu$ PD703106AF1-xxx-EN4

$\mu$ PD703107AF1-xxx-EN4



(1/2)

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
A1	–	B10	A21/PAH5	D5	A6/PAL6
A2	D15/PDL15	B11	A25/PAH9	D6	A10/PAL10
A3	A2/PAL2	B12	SDCLK/PCD1	D7	A14/PAL14
A4	A5/PAL5	B13	CS1/RAS1/PCS1	D8	A16/PAH0
A5	–	B14	–	D9	A20/PAH4
A6	A9/PAL9	C1	–	D10	A23/PAH7
A7	A12/PAL12	C2	D9/PDL9	D11	SDCKE/PCD0
A8	A15/PAL15	C3	D13/PDL13	D12	CS0/PCS0
A9	A17/PAH1	C4	A1/PAL1	D13	CS5/IORD/PCS5
A10	–	C5	A7/PAL7	D14	–
A11	A24/PAH8	C6	V <sub>DD</sub>	E1	D5/PDL5
A12	V <sub>DD</sub>	C7	A11/PAL11	E2	D7/PDL7
A13	LBE/SDCAS/PCD2	C8	V <sub>DD</sub>	E3	D8/PDL8
A14	UBE/SDRAS/PCD3	C9	A19/PAH3	E4	D11/PDL11
B1	–	C10	A22/PAH6	E5	–
B2	D12/PDL12	C11	V <sub>SS</sub>	E11	CS6/RAS6/PCS6
B3	A0/PAL0	C12	CS3/RAS3/PCS3	E12	CS4/RAS4/PCS4
B4	A4/PAL4	C13	CS2/IOWR/PCS2	E13	CS7/PCS7
B5	V <sub>SS</sub>	C14	–	E14	V <sub>SS</sub>
B6	A8/PAL8	D1	V <sub>SS</sub>	F1	D2/PDL2
B7	A13/PAL13	D2	D10/PDL10	F2	D3/PDL3
B8	V <sub>SS</sub>	D3	D14/PDL14	F3	D4/PDL4
B9	A18/PAH2	D4	A3/PAL3	F4	V <sub>DD</sub>

(2/2)


Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
F11	$\overline{RD}/PCT4$	L6	V <sub>DD</sub>	P5	–
F12	V <sub>DD</sub>	L7	$\overline{INTP122}/P36$	P6	$\overline{INTP121}/P35$
F13	$\overline{LCAS}/\overline{LWR}/\overline{LDQM}/PCT0$	L8	$\overline{SI2}/\overline{INTP131}/P31$	P7	$\overline{SCK2}/\overline{INTP132}/P32$
F14	$\overline{UCAS}/\overline{UWR}/\overline{UDQM}/PCT1$	L9	$\overline{RESET}$	P8	MODE1
G1	MODE2	L10	$\overline{TXD1}/\overline{SO1}/P43$	P9	CV <sub>DD</sub>
G2	$\overline{DMARQ3}/\overline{INTP103}/P07$	L11	$\overline{ANI7}/P77$	P10	X1
G3	$\overline{D0}/\overline{PDL0}$	L12	$\overline{ANI4}/P74$	P11	–
G4	$\overline{D6}/\overline{PDL6}$	L13	$\overline{ANI3}/P73$	P12	$\overline{RXD1}/\overline{SI1}/P44$
G11	$\overline{WAIT}/\overline{PCM0}$	L14	$\overline{ANI2}/P72$	P13	$\overline{RXD0}/\overline{SI0}/P41$
G12	$\overline{WE}/PCT5$	M1	–	P14	–
G13	$\overline{BCYST}/PCT7$	M2	$\overline{INTP011}/P12$		
G14	$\overline{OE}/PCT6$	M3	$\overline{TO01}/P13$		
H1	$\overline{DMARQ2}/\overline{INTP102}/P06$	M4	$\overline{TC2}/\overline{INTP112}/P26$		
H2	$\overline{DMARQ1}/\overline{INTP101}/P05$	M5	$\overline{TI020}/\overline{INTP020}/P21$		
H3	$\overline{DMARQ0}/\overline{INTP100}/P04$	M6	V <sub>SS</sub>		
H4	$\overline{D1}/\overline{PDL1}$	M7	$\overline{RXD2}/\overline{INTP120}/P34$		
H11	$\overline{REFRQ}/\overline{PCM4}$	M8	MODE0		
H12	$\overline{HLDRQ}/\overline{PCM3}$	M9	CKSEL		
H13	$\overline{HLDAK}/\overline{PCM2}$	M10	$\overline{SCK1}/P45$		
H14	$\overline{CLKOUT}/\overline{BUSCLK}/\overline{PCM1}$	M11	$\overline{TXD0}/\overline{SO0}/P40$		
J1	$\overline{TO00}/P03$	M12	$\overline{ANI6}/P76$		
J2	$\overline{TI000}/\overline{INTP000}/P01$	M13	$\overline{ANI5}/P75$		
J3	V <sub>DD</sub>	M14	–		
J4	$\overline{INTP001}/P02$	N1	–		
J11	$\overline{TO03}/P52$	N2	$\overline{PWM1}/P10$		
J12	$\overline{TI030}/\overline{INTP030}/P50$	N3	$\overline{TC3}/\overline{INTP113}/P27$		
J13	$\overline{SELFREF}/\overline{PCM5}$	N4	$\overline{TC0}/\overline{INTP110}/P24$		
J14	$\overline{INTP031}/P51$	N5	$\overline{NMI}/P20$		
K1	$\overline{PWM0}/P00$	N6	$\overline{ADTRG}/\overline{INTP123}/P37$		
K2	V <sub>SS</sub>	N7	$\overline{TXD2}/\overline{INTP133}/P33$		
K3	$\overline{DMAAK1}/\overline{PBD1}$	N8	$\overline{SO2}/\overline{INTP130}/P30$		
K4	$\overline{DMAAK3}/\overline{PBD3}$	N9	X2		
K11	$\overline{ANI1}/P71$	N10	CV <sub>SS</sub>		
K12	$\overline{ANI0}/P70$	N11	$\overline{SCK0}/P42$		
K13	V <sub>SS</sub>	N12	$\overline{AV_{DD}}/\overline{AV_{REF}}$		
K14	V <sub>DD</sub>	N13	$\overline{AV_{SS}}$		
L1	–	N14	–		
L2	$\overline{DMAAK2}/\overline{PBD2}$	P1	V <sub>DD</sub>		
L3	$\overline{TI010}/\overline{INTP010}/P11$	P2	V <sub>SS</sub>		
L4	$\overline{DMAAK0}/\overline{PBD0}$	P3	$\overline{TC1}/\overline{INTP111}/P25$		
L5	$\overline{TO02}/P23$	P4	$\overline{INTP021}/P22$		

**Remark** Leave the A1, A5, A10, B1, B14, C1, C14, D14, E5, L1, M1, M14, N1, N14, P5, P11, and P14 pins open.

**PIN IDENTIFICATION**

A0 to A25:	Address bus	P50 to P52:	Port 5
ADTRG:	A/D trigger input	P70 to P77:	Port 7
ANI0 to ANI7:	Analog input	PAH0 to PAH9:	Port AH
AV <sub>DD</sub> :	Analog power supply	PAL0 to PAL15:	Port AL
AV <sub>REF</sub> :	Analog reference voltage	PBD0 to PBD3:	Port BD
AV <sub>SS</sub> :	Analog ground	PCD0 to PCD3:	Port CD
BCYST:	Bus cycle start timing	PCM0 to PCM5:	Port CM
BUSCLK:	Bus clock output	PCS0 to PCS7:	Port CS
CKSEL:	Clock generator operating mode select	PCT0, PCT1,	
CLKOUT:	Clock output	PCT4 to PCT7:	Port CT
CS0 to CS7:	Chip select	PDL0 to PDL15:	Port DL
CV <sub>DD</sub> :	Clock generator power supply	PWM0, PWM1:	Pulse width modulation
CV <sub>SS</sub> :	Clock generator ground	RAS1, RAS3,	
D0 to D15:	Data bus	RAS4, RAS6:	Row address strobe
DMAAK0 to DMAAK3:	DMA acknowledge	RD:	Read
DMARQ0 to DMARQ3:	DMA request	REFRQ:	Refresh request
HLDAK:	Hold acknowledge	RESET:	Reset
HLDRQ:	Hold request	RXD0 to RXD2:	Receive data
INTP000, INTP001,		SCK0 to SCK2:	Serial clock
INTP010, INTP011,		SDCAS:	SDRAM column address strobe
INTP020, INTP021,		SDCKE:	SDRAM clock enable
INTP030, INTP031,		SDCLK:	SDRAM clock output
INTP100 to INTP103,		SDRAS:	SDRAM row address strobe
INTP110 to INTP113,		SELFREF:	Self-refresh request
INTP120 to INTP123,		SI0 to SI2:	Serial input
INTP130 to INTP133:	Interrupt request from peripherals	SO0 to SO2:	Serial output
IORD:	I/O read strobe	TC0 to TC3:	Terminal count signal
IOWR:	I/O write strobe	TI000, TI010,	
LBE:	Lower byte enable	TI020, TI030:	Timer input
LCAS:	Lower column address strobe	TO00 to TO03:	Timer output
LDQM:	Lower DQ mask enable	TXD0 to TXD2:	Transmit data
LWR:	Lower write strobe	UBE:	Upper byte enable
MODE0 to MODE2:	Mode	UCAS:	Upper column address strobe
NMI:	Non-maskable interrupt request	UDQM:	Upper DQ mask enable
OE:	Output enable	UWR:	Upper write strobe
P00 to P07:	Port 0	V <sub>DD</sub> :	Power supply
P10 to P13:	Port 1	V <sub>SS</sub> :	Ground
P20 to P27:	Port 2	WAIT:	Wait
P30 to P37:	Port 3	WE:	Write enable
P40 to P45:	Port 4	X1, X2:	Crystal

INTERNAL BLOCK DIAGRAM



**CONTENTS**

1. CHANGES FROM  $\mu$ PD703106, 703107 DATA SHEET (U14792E) .....9

2. DIFFERENCES BETWEEN PRODUCTS.....9

3. PIN FUNCTIONS .....10

    3.1 Port Pins ..... 10

    3.2 Non-Port Pins .....12

    3.3 Pin I/O Circuits and Recommended Connection of Unused Pins ..... 15

4. ELECTRICAL SPECIFICATIONS .....18

5. PACKAGE DRAWING.....72

6. RECOMMENDED SOLDERING CONDITIONS .....74

APPENDIX NOTES ON TARGET SYSTEM DESIGN .....75



**1. CHANGES FROM  $\mu$ PD703106, 703107 DATA SHEET (U14792E)**

Page	Description
Throughout	Addition of 161-pin plastic FBGA (13 × 13) package
p.4	Addition of 161-pin plastic FBGA (13 × 13) pin configuration diagram
p.18	Addition of storage temperature ( $T_{stg}$ ) specification for FBGA package
p.20	Deletion of TDK recommended oscillator constant
p.24	Addition of PLL mode specifications (other than x10) to X1 input cycle (<1> $t_{CYX}$ )
pp.28, 30, 31, 34, 36	Addition of description on UBE, LBE signals in timing chart
p.29	Relaxing of data input setup time (to address) (<39> $t_{SAID}$ ) and data input setup time (to $\overline{RD}$ ) (<40> $t_{SRDID}$ ) specifications
p.31	Addition of data output setup time (to $\overline{UWR}$ , $\overline{LWR}$ , $\overline{IOWR}$ $\uparrow$ ) (<56> $t_{SODWR}$ ) specifications
pp.37 to 41	Addition of <b>(5) SRAM, external ROM, and external I/O access timing (vis-à-vis BUSCLK signal) (when BCP bit of BCP register = 1)</b>
p.68	Addition of SIn setup time (to $\overline{SCKn}$ $\downarrow$ ) (<167> $t_{SSISK}$ ), SIn hold time (from $\overline{SCKn}$ $\downarrow$ ) (<168> $t_{HSKSI}$ ), SOn output delay time (from $\overline{SCKn}$ $\uparrow$ ) (<169> $t_{DSKSO}$ ), and SOn output hold time (from $\overline{SCKn}$ $\downarrow$ ) (<170> $t_{HSKSO}$ ) specifications
pp.69, 70	Addition of <b>(d) Timing when CKPn, DAPn bits of CSICn register = 01, (e) Timing when CKPn, DAPn bits of CSICn register = 10, and (f) Timing when CKPn, DAPn bits of CSICn register = 11</b>
p.71	Change of specification unit for overall error, zero-scale error, and full-scale error Addition of integral linearity error and differential linearity error specifications
p.73	Addition of 161-pin plastic FBGA (13 × 13) package drawing
p.74	Addition of <b>6. RECOMMENDED SOLDERING CONDITIONS</b>
p.75	Addition of <b>APPENDIX NOTES ON TARGET SYSTEM DESIGN</b>

**2. DIFFERENCES BETWEEN PRODUCTS**

Product	ROM		RAM Size	Flash Memory Programming Pin	Package	Quality Grade		
	Type	Size						
$\mu$ PD703103A	Mask ROM	None	4 KB	None	144-pin LQFP	Standard		
$\mu$ PD703105A		128 KB						
$\mu$ PD703106A		256 KB	10 KB		144-pin LQFP 161-pin FBGA			
$\mu$ PD703107A								
$\mu$ PD703106A(A)					128 KB		144-pin LQFP	Special
$\mu$ PD703107A(A)					256 KB			
$\mu$ PD70F3107A	Flash memory	256 KB	Provided ( $V_{PP}$ )	144-pin LQFP 161-pin FBGA	Standard			
$\mu$ PD70F3107A(A)				144-pin LQFP		Special		

- Cautions**
- There are differences in noise immunity and noise radiation between the flash memory version and mask ROM version. When pre-producing an application set with the flash memory version and then mass-producing it with the mask ROM version, be sure to conduct sufficient evaluation for commercial samples (not engineering samples) of the mask ROM version.
  - When switching from the flash memory version to the mask ROM version, write the same code to the free area of the internal ROM.

3. PIN FUNCTIONS

3.1 Port Pins

(1/2)

Pin Name	I/O	Function	Alternate Function
P00	I/O	Port 0 8-bit I/O port Input/output can be specified in 1-bit units.	PWM0
P01			TI000/INTP000
P02			INTP001
P03			TO00
P04			DMARQ0/INTP100
P05			DMARQ1/INTP101
P06			DMARQ2/INTP102
P07			DMARQ3/INTP103
P10	I/O	Port 1 4-bit I/O port Input/output can be specified in 1-bit units.	PWM1
P11			INTP010/TI010
P12			INTP011
P13			TO01
P20	Input	Port 2 P20 is an input-only port. If a valid edge is input, it operates as an NMI input. Also, the status of the NMI input is shown by bit 0 of the P2 register. P21 to P27 are 7-bit I/O port. Input/output can be specified in 1-bit units.	NMI
P21	I/O		INTP020/TI020
P22			INTP021
P23			TO02
P24			TC0/INTP110
P25			TC1/INTP111
P26			TC2/INTP112
P27			TC3/INTP113
P30	I/O	Port 3 8-bit I/O port Input/output can be specified in 1-bit units.	SO2/INTP130
P31			SI2/INTP131
P32			SCK2/INTP132
P33			TXD2/INTP133
P34			RXD2/INTP120
P35			INTP121
P36			INTP122
P37			ADTRG/INTP123
P40	I/O	Port 4 6-bit I/O port Input/output can be specified in 1-bit units.	TXD0/SO0
P41			RXD0/SI0
P42			SCK0
P43			TXD1/SO1
P44			RXD1/SI1
P45			SCK1
P50	I/O	Port 5 3-bit I/O port Input/output can be specified in 1-bit units.	INTP030/TI030
P51			INTP031
P52			TO03

Pin Name	I/O	Function	Alternate Function
P70 to P77	Input	Port 7 8-bit input-only port	ANI0 to ANI7
PBD0 to PBD3	I/O	Port BD 4-bit I/O port Input/output can be specified in 1-bit units.	DMAAK0 to DMAAK3
PCM0	I/O	Port CM 6-bit I/O port Input/output can be specified in 1-bit units.	WAIT
PCM1			CLKOUT/BUSCLK
PCM2			HLDK
PCM3			HLDK
PCM4			REFRQ
PCM5			SELFREF
PCT0	I/O	Port CT 6-bit I/O port Input/output can be specified in 1-bit units.	LCAS/LWR/LDQM
PCT1			UCAS/UWR/UDQM
PCT4			RD
PCT5			WE
PCT6			OE
PCT7			BCYST
PCS0			I/O
PCS1	CS1/RAS1		
PCS2	CS2/IOWR		
PCS3	CS3/RAS3		
PCS4	CS4/RAS4		
PCS5	CS5/IORD		
PCS6	CS6/RAS6		
PCS7	CS7		
PCD0	I/O	Port CD 4-bit I/O port Input/output can be specified in 1-bit units.	SDCKE
PCD1			SDCLK
PCD2			LBE/SDCAS
PCD3			UBE/SDRAS
PAH0 to PAH9	I/O	Port AH 8-/10-bit I/O port Input/output can be specified in 1-bit units.	A16 to A25
PAL0 to PAL15	I/O	Port AL 8-/16-bit I/O port Input/output can be specified in 1-bit units.	A0 to A15
PDL0 to PDL15	I/O	Port DL 8-/16-bit I/O port Input/output can be specified in 1-bit units.	D0 to D15

3.2 Non-Port Pins

(1/3)

Pin Name	I/O	Function	Alternate Function
TO00	Output	Pulse signal output of timer C0 to C3	P03
TO01			P13
TO02			P23
TO03			P52
TI000	Input	External count clock input of timer C0 to C3	P01/INTP000
TI010			P11/INTP010
TI020			P21/INTP020
TI030			P50/INTP030
INTP000	Input	External maskable interrupt request input, or timer C0 external capture trigger input	P01/TI000
INTP001			P02
INTP010	Input	External maskable interrupt request input, or timer C1 external capture trigger input	P11/TI010
INTP011			P12
INTP020	Input	External maskable interrupt request input, or timer C2 external capture trigger input	P21/TI020
INTP021			P22
INTP030	Input	External maskable interrupt request input, or timer C3 external capture trigger input	P50/TI030
INTP031			P51
INTP100	Input	External maskable interrupt request input	P04/ $\overline{\text{DMARQ0}}$
INTP101			P05/ $\overline{\text{DMARQ1}}$
INTP102			P06/ $\overline{\text{DMARQ2}}$
INTP103			P07/ $\overline{\text{DMARQ3}}$
INTP110			P24/ $\overline{\text{TC0}}$
INTP111			P25/ $\overline{\text{TC1}}$
INTP112			P26/ $\overline{\text{TC2}}$
INTP113			P27/ $\overline{\text{TC3}}$
INTP120			P34/RXD2
INTP121			P35
INTP122			P36
INTP123			P37/ADTRG
INTP130			P30/SO2
INTP131			P31/SI2
INTP132			P32/ $\overline{\text{SCK2}}$
INTP133			P33/TXD2
SO0	Output	CSI0 to SCI2 serial transmission data output (3-wire)	P40/TXD0
SO1			P43/TXD1
SO2			P30/ $\overline{\text{INTP130}}$
SI0	Input	CSI0 to CSI2 serial reception data input (3-wire)	P41/RXD0
SI1			P44/RXD1
SI2			P31/ $\overline{\text{INTP131}}$

Pin Name	I/O	Function	Alternate Function
$\overline{\text{SCK0}}$	I/O	CSI0 to CSI2 serial clock I/O (3-wire)	P42
$\overline{\text{SCK1}}$			P45
$\overline{\text{SCK2}}$			P32/ $\overline{\text{INTP132}}$
TXD0	Output	UART0 to UART2 serial transmission data output	P40/SO0
TXD1			P43/SO1
TXD2			P33/ $\overline{\text{INTP133}}$
RXD0	Input	UART0 to UART2 serial reception data input	P41/SI0
RXD1			P44/SI1
RXD2			P34/ $\overline{\text{INTP120}}$
PWM0	Output	PWM pulse signal output	P00
PWM1			P10
ANI0 to ANI7	Input	Analog inputs to the A/D converter	P70 to P77
ADTRG	Input	A/D converter external trigger input	P37/ $\overline{\text{INTP123}}$
$\overline{\text{DMARQ0}}$	Input	DMA request signal input	P04/ $\overline{\text{INTP100}}$
$\overline{\text{DMARQ1}}$			P05/ $\overline{\text{INTP101}}$
$\overline{\text{DMARQ2}}$			P06/ $\overline{\text{INTP102}}$
$\overline{\text{DMARQ3}}$			P07/ $\overline{\text{INTP103}}$
$\overline{\text{DMAAK0}}$	Output	DMA acknowledge signal output	PBD0
$\overline{\text{DMAAK1}}$			PBD1
$\overline{\text{DMAAK2}}$			PBD2
$\overline{\text{DMAAK3}}$			PBD3
$\overline{\text{TC0}}$	Output	DMA transfer termination (terminal count) signal output	P24/ $\overline{\text{INTP110}}$
$\overline{\text{TC1}}$			P25/ $\overline{\text{INTP111}}$
$\overline{\text{TC2}}$			P26/ $\overline{\text{INTP112}}$
$\overline{\text{TC3}}$			P27/ $\overline{\text{INTP113}}$
NMI	Input	Non-maskable interrupt request signal input	P20
MODE0	Input	V850E/MA1 operating mode specification	-
MODE1			-
MODE2			-
$\overline{\text{WAIT}}$	Input	Control signal input that inserts a wait in the bus cycle	PCM0
$\overline{\text{HLD\text{AK}}}$	Output	Bus hold acknowledge output	PCM2
$\overline{\text{HLDRQ}}$	Input	Bus hold request input	PCM3
$\overline{\text{REFRQ}}$	Output	Refresh request signal output for DRAM	PCM4
SELFREF	Input	Self refresh request input for DRAM	PCM5
$\overline{\text{LCAS}}$	Output	Column address strobe signal output for DRAM lower data	PCT0/ $\overline{\text{LWR/UDQM}}$
$\overline{\text{UCAS}}$	Output	Column address strobe signal output for DRAM higher data	PCT1/ $\overline{\text{UWR/UDQM}}$
$\overline{\text{LWR}}$	Output	External data lower byte write strobe signal output	PCT0/ $\overline{\text{LCAS/LDQM}}$
$\overline{\text{UWR}}$	Output	External data higher byte write strobe signal output	PCT1/ $\overline{\text{UCAS/UDQM}}$

Pin Name	I/O	Function	Alternate Function
LDQM	Output	Output disable/write mask signal output for SDRAM lower data	PCT0/ $\overline{\text{LCAS}}$ / $\overline{\text{LWR}}$
UDQM	Output	Output disable/write mask signal output for SDRAM higher data	PCT1/ $\overline{\text{UCAS}}$ / $\overline{\text{UWR}}$
$\overline{\text{RD}}$	Output	External data bus read strobe signal output	PCT4
$\overline{\text{WE}}$	Output	Write enable signal output for DRAM	PCT5
$\overline{\text{OE}}$	Output	Output enable signal output for DRAM	PCT6
$\overline{\text{BCYST}}$	Output	Strobe signal output that shows the start of the bus cycle	PCT7
$\overline{\text{CS0}}$	Output	Chip select signal output	PCS0
$\overline{\text{CS1}}$			PCS1/ $\overline{\text{RAS1}}$
$\overline{\text{CS2}}$			PCS2/ $\overline{\text{IOWR}}$
$\overline{\text{CS3}}$			PCS3/ $\overline{\text{RAS3}}$
$\overline{\text{CS4}}$			PCS4/ $\overline{\text{RAS4}}$
$\overline{\text{CS5}}$			PCS5/ $\overline{\text{IORD}}$
$\overline{\text{CS6}}$			PCS6/ $\overline{\text{RAS6}}$
$\overline{\text{CS7}}$			PCS7
$\overline{\text{RAS1}}$	Output	Row address strobe signal output for DRAM	PCS1/ $\overline{\text{CS1}}$
$\overline{\text{RAS3}}$			PCS3/ $\overline{\text{CS3}}$
$\overline{\text{RAS4}}$			PCS4/ $\overline{\text{CS4}}$
$\overline{\text{RAS6}}$			PCS6/ $\overline{\text{CS6}}$
$\overline{\text{IOWR}}$	Output	DMA write strobe signal output	PCS2/ $\overline{\text{CS2}}$
$\overline{\text{IORD}}$	Output	DMA read strobe signal output	PCS5/ $\overline{\text{CS5}}$
SDCKE	Output	SDRAM clock enable signal output	PCD0
SDCLK	Output	SDRAM clock signal output	PCD1
$\overline{\text{SDCAS}}$	Output	Column address strobe signal output for SDRAM	PCD2/ $\overline{\text{LBE}}$
$\overline{\text{SDRAS}}$	Output	Row address strobe signal output for SDRAM	PCD3/ $\overline{\text{UBE}}$
$\overline{\text{LBE}}$	Output	External data bus lower byte enable signal output	PCD2/ $\overline{\text{SDCAS}}$
$\overline{\text{UBE}}$	Output	External data bus higher byte enable signal output	PCD3/ $\overline{\text{SDRAS}}$
D0 to D15	I/O	16-bit data bus for external memory	PDL0 to PDL15
A0 to A15	Output	26-bit address bus for external memory	PAL0 to PAL15
A16 to A25			PAH0 to PAH9
$\overline{\text{RESET}}$	Input	System reset input	–
X1	Input	Connects the crystal resonator for system clock oscillation. In the case of an external source supplying the clock, it is input to X1 pin.	–
X2	–		–
CLKOUT	Output	System clock output	PCM1/ $\overline{\text{BUSCLK}}$
BUSCLK	Output	Bus clock output	PCM1/ $\overline{\text{CLKOUT}}$
CKSEL	Input	Input which specifies the clock generator's operating mode	–
AV <sub>REF</sub>	Input	Reference voltage applied to A/D converter	AV <sub>DD</sub>
AV <sub>DD</sub>	–	Positive power supply for A/D converter	AV <sub>REF</sub>
AV <sub>SS</sub>	–	Ground potential for A/D converter	–
CV <sub>DD</sub>	–	Positive power supply for the dedicated clock generator	–
CV <sub>SS</sub>	–	Ground potential for the dedicated clock generator	–
V <sub>DD</sub>	–	Positive power supply	–
V <sub>SS</sub>	–	Ground potential	–

**3.3 Pin I/O Circuits and Recommended Connection of Unused Pins**

The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 3-1. The input/output circuit configuration of each type is schematically shown in Figure 3-1. It is recommended that 1 to 10 k $\Omega$  resistors be used when connecting to V<sub>DD</sub> or V<sub>SS</sub> via a resistor.

**Table 3-1. Types of Pin I/O Circuits and Recommended Connection of Unused Pins (1/2)**


Pin Name	I/O Circuit Type	Recommended Connection	
P00/PWM0	5	Input: Independently connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor. Output: Leave open.	
P01/INTP000/TI000	5-AC		
P02/INTP001			
P03/TO00	5		
P04/D $\overline$ MARQ0/INTP100 to P07/D $\overline$ MARQ3/INTP103	5-AC		
P10/PWM1	5		
P11/INTP010/TI010	5-AC		
P12/INTP011			
P13/TO01	5		
P20/NMI	2		Connect directly to V <sub>SS</sub> .
P21/INTP020/TI020	5-AC		Input: Independently connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor. Output: Leave open.
P22/INTP021			
P23/TO02	5		
P24/T $\overline$ C0/INTP110 to P27/T $\overline$ C3/INTP113	5-AC		
P30/SO2/INTP130			
P31/SI2/INTP131			
P32/SCK2/INTP132			
P33/TXD2/INTP133			
P34/RXD2/INTP120			
P35/INTP121			
P36/INTP122			
P37/ADTRG/INTP123			
P40/TXD0/SO0		5	
P41/RXD0/SI0	5-AC		
P42/SCK0			
P43/TXD1/SO1	5		
P44/RXD1/SI1	5-AC		
P45/SCK1			
P50/INTP030/TI030			
P51/INTP031	5		
P52/TO03			
P70/ANI0 to P77/ANI7	9	Connect directly to V <sub>SS</sub> .	
PBD0/D $\overline$ MAAK0 to PBD3/D $\overline$ MAAK3	5	Input: Independently connect to V <sub>DD</sub> or V <sub>SS</sub> via a resistor. Output: Leave open.	

Table 3-1. Types of Pin I/O Circuits and Recommended Connection of Unused Pins (2/2)

Pin Name	I/O Circuit Type	Recommended Connection
PCM0/ $\overline{\text{WAIT}}$	5	Input: Independently connect to $V_{DD}$ via a resistor.
PCM1/ $\overline{\text{CLKOUT}}$ / $\overline{\text{BUSCLK}}$	5	Input: Independently connect to $V_{DD}$ or $V_{SS}$ via a resistor.
PCM2/ $\overline{\text{HLDAK}}$		Output: Leave open.
PCM3/ $\overline{\text{HLDRQ}}$	5	Input: Independently connect to $V_{DD}$ via a resistor.
PCM4/ $\overline{\text{REFRQ}}$	5	Input: Independently connect to $V_{DD}$ or $V_{SS}$ via a resistor. Output: Leave open.
PCM5/ $\overline{\text{SELFREF}}$	5	Input: Independently connect to $V_{SS}$ via a resistor.
PCT0/ $\overline{\text{LCAS}}$ / $\overline{\text{LWR}}$ / $\overline{\text{LDQM}}$	5	Input: Independently connect to $V_{DD}$ or $V_{SS}$ via a resistor. Output: Leave open.
PCT1/ $\overline{\text{UCAS}}$ / $\overline{\text{UWR}}$ / $\overline{\text{UDQM}}$		
PCT4/ $\overline{\text{RD}}$		
PCT5/ $\overline{\text{WE}}$		
PCT6/ $\overline{\text{OE}}$		
PCT7/ $\overline{\text{BCYST}}$		
PCS0/ $\overline{\text{CS0}}$		
PCS1/ $\overline{\text{CS1}}$ / $\overline{\text{RAS1}}$		
PCS2/ $\overline{\text{CS2}}$ / $\overline{\text{IOWR}}$		
PCS3/ $\overline{\text{CS3}}$ / $\overline{\text{RAS3}}$		
PCS4/ $\overline{\text{CS4}}$ / $\overline{\text{RAS4}}$		
PCS5/ $\overline{\text{CS5}}$ / $\overline{\text{IORD}}$		
PCS6/ $\overline{\text{CS6}}$ / $\overline{\text{RAS6}}$		
PCS7/ $\overline{\text{CS7}}$		
PCD0/ $\overline{\text{SDCKE}}$		
PCD1/ $\overline{\text{SDCLK}}$		
PCD2/ $\overline{\text{LBE}}$ / $\overline{\text{SDCAS}}$		
PCD3/ $\overline{\text{UBE}}$ / $\overline{\text{SDRAS}}$		
PAH0/A16 to PAH9/A25		
PAL0/A0 to PAL15/A15		
PDL0/D0 to PDL15/D15		
MODE0 to MODE2	2	-
$\overline{\text{RESET}}$		
CKSEL	1	
$\text{AV}_{SS}$	-	Connect to $V_{SS}$ .
$\text{AV}_{DD}$ / $\text{AV}_{REF}$	-	Connect to $V_{DD}$ .



Figure 3-1. Pin I/O Circuits



4. ELECTRICAL SPECIFICATIONS

**Absolute Maximum Ratings (T<sub>A</sub> = 25°C)**

Parameter	Symbol	Conditions	Ratings	Unit
Power supply voltage	V <sub>DD</sub>	V <sub>DD</sub> pin	-0.5 to +4.6	V
	CV <sub>DD</sub>	CV <sub>DD</sub> pin	-0.5 to +4.6	V
	CV <sub>SS</sub>	CV <sub>SS</sub> pin	-0.5 to +0.5	V
	AV <sub>DD</sub>	AV <sub>DD</sub> pin	-0.5 to +4.6	V
	AV <sub>SS</sub>	AV <sub>SS</sub> pin	-0.5 to +0.5	V
Input voltage	V <sub>I</sub>	Except X1 pin	-0.5 to +6.0	V
Clock input voltage	V <sub>K</sub>	X1, V <sub>DD</sub> = 3.3 V ±0.3 V	-0.5 to V <sub>DD</sub> + 1.0	V
Output current, low	I <sub>OL</sub>	Per pin	4.0	mA
		Total of all pins	100	mA
Output current, high	I <sub>OH</sub>	Per pin	-4.0	mA
		Total of all pins	-100	mA
Output voltage	V <sub>O</sub>	V <sub>DD</sub> = 3.3 V ±0.3 V	-0.5 to V <sub>DD</sub> + 0.5	V
Analog input voltage	V <sub>WASN</sub>	ANI0 to ANI7, V <sub>DD</sub> = 3.3 V ±0.3 V	-0.3 to AV <sub>DD</sub> + 0.3	V
Operating ambient temperature	T <sub>A</sub>		-40 to +85	°C
Storage temperature	T <sub>stg</sub>	LQFP package	-60 to +150	°C
		FBGA package	-40 to +125	°C

**Cautions** 1. Avoid direct connections among the IC device output (or I/O) pins and between V<sub>DD</sub> or V<sub>CC</sub> and GND. However, direct connections among open-drain and open-collector pins are possible, as are direct connections to external circuits that have timing designed to prevent output conflict with pins that become high-impedance.

2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions shown below for DC characteristics and AC characteristics are within the range for normal operation and quality assurance.

**Capacitance (T<sub>A</sub> = 25°C, V<sub>DD</sub> = V<sub>SS</sub> = 0 V)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	C <sub>I</sub>	f <sub>c</sub> = 1 MHz			15	pF
I/O capacitance	C <sub>IO</sub>	Unmeasured pins returned to 0 V.			15	pF
Output capacitance	C <sub>O</sub>				15	pF

**Operating Conditions**


Operation Mode	Internal Operation Clock Frequency (f <sub>xx</sub> )	Operating Ambient Temperature (T <sub>A</sub> )	Power Supply Voltage (V <sub>DD</sub> )
Direct mode	4 to 25 MHz	-40 to +85°C	V <sub>DD</sub> = 3.3 V ±0.3 V
PLL mode	4 to 50 MHz	-40 to +85°C	V <sub>DD</sub> = 3.3 V ±0.3 V

**Recommended Oscillator**

**Caution** For the resonator selection and oscillator constant of the  $\mu$ PD703106A(A) and 703107A(A), customers are requested to apply to the resonator manufacturer for evaluation.

(a) Ceramic resonator


(i) Murata Mfg. Co., Ltd. (T<sub>A</sub> = -40 to +85°C)



Type	Product	Oscillation Frequency f <sub>x</sub> (MHz)	Recommended Circuit Constant			Oscillation Voltage Range		Oscillation Stabilization Time (MAX.)
			C1 (pF)	C2 (pF)	R <sub>d</sub> (kΩ)	MIN. (V)	MAX. (V)	T <sub>OST</sub> (ms)
Surface mount	CSTCC4.00MG0H6	4.0	On-chip	On-chip	0	3.0	3.6	0.09
	CSTCC5.00MG0H6	5.0	On-chip	On-chip	0	3.0	3.6	0.09
Lead	CSA4.00MG	4.0	30	30	0	3.0	3.6	0.05
	CST4.00MGW	4.0	On-chip	On-chip	0	3.0	3.6	0.05
	CSTS0400MG06	4.0	On-chip	On-chip	0	3.0	3.6	0.11
	CSA5.00MG	5.0	30	30	0	3.0	3.6	0.05
	CST5.00MGW	5.0	On-chip	On-chip	0	3.0	3.6	0.05
	CSTS0500MG06	5.0	On-chip	On-chip	0	3.0	3.6	0.11

- Cautions**
1. Connect the oscillator as closely to the X1 and X2 pins as possible.
  2. Do not wire any other signal lines in the area indicated by the broken lines.
  3. Thoroughly evaluate the matching between the  $\mu$ PD703103A, 303105A, 703106A, 703107A and the resonator.


(ii) Kyocera Corporation ( $T_A = -20$  to  $+80^\circ\text{C}$ )



Type	Product	Oscillation Frequency $f_x$ (MHz)	Recommended Circuit Constant			Oscillation Voltage Range		Oscillation Stabilization Time (MAX.) $T_{OST}$ (ms)
			C1 (pF)	C2 (pF)	$R_d$ (k $\Omega$ )	MIN. (V)	MAX. (V)	
Surface mount	PBRC4.00AR-A	4.0	33	33	0	3.0	3.6	0.11
	PBRC4.00BR-A	4.0	On-chip	On-chip	0	3.0	3.6	0.11
	PBRC5.00AR-A	5.0	33	33	0	3.0	3.6	0.08
	PBRC5.00BR-A	5.0	On-chip	On-chip	0	3.0	3.6	0.08
Lead	KBR-4.0MSB	4.0	33	33	0	3.0	3.6	0.11
	KBR-4.0MKC	4.0	On-chip	On-chip	0	3.0	3.6	0.11
	KBR-5.0MSB	5.0	33	33	0	3.0	3.6	0.08
	KBR-5.0MKC	5.0	On-chip	On-chip	0	3.0	3.6	0.08

- Cautions**
1. Connect the oscillator as closely to the X1 and X2 pins as possible.
  2. Do not wire any other signal lines in the area indicated by the broken lines.
  3. Thoroughly evaluate the matching between the  $\mu$ PD703103A, 703105A, 703106A, 703107A and the resonator.

(b) External clock input ( $T_A = -40$  to  $+85^\circ\text{C}$ )



DC Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 3.3 V ±0.3 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Input voltage, high	V <sub>IH</sub>	Except for <b>Note 1</b>	2.0		5.5	V	
		<b>Note 1</b>	0.75V <sub>DD</sub>		5.5	V	
Input voltage, low	V <sub>IL</sub>	Except for <b>Note 1</b>	-0.5		0.8	V	
		<b>Note 1</b>	-0.5		0.2V <sub>DD</sub>	V	
Clock input voltage, high	V <sub>XH</sub>	X1 pin	Direct mode	0.8V <sub>DD</sub>		V <sub>DD</sub> + 0.3	V
			PLL mode	0.8V <sub>DD</sub>		V <sub>DD</sub> + 0.3	V
Clock input voltage, low	V <sub>XL</sub>	X1 pin	Direct mode	-0.5		0.15V <sub>DD</sub>	V
			PLL mode	-0.5		0.15V <sub>DD</sub>	V
Schmitt-triggered input threshold voltage	V <sub>T</sub> <sup>+</sup>	<b>Note 1</b> , rising edge		2.0		V	
	V <sub>T</sub> <sup>-</sup>	<b>Note 1</b> , falling edge		1.0		V	
Schmitt-triggered input hysteresis width	V <sub>T</sub> <sup>+</sup> - V <sub>T</sub> <sup>-</sup>	<b>Note 1</b>	0.3			V	
Output voltage, high	V <sub>OH</sub>	I <sub>OH</sub> = -2.5 mA	0.8V <sub>DD</sub>			V	
		I <sub>OH</sub> = -100 μA	V <sub>DD</sub> - 0.4			V	
Output voltage, low	V <sub>OL</sub>	I <sub>OL</sub> = 2.5 mA			0.45	V	
Input leakage current, high	I <sub>LIH</sub>	V <sub>I</sub> = V <sub>DD</sub> , except for <b>Note 2</b>			10	μA	
Input leakage current, low	I <sub>LIL</sub>	V <sub>I</sub> = 0 V, except for <b>Note 2</b>			-10	μA	
Output leakage current, high	I <sub>LOH</sub>	V <sub>O</sub> = V <sub>DD</sub>			10	μA	
Output leakage current, low	I <sub>LOL</sub>	V <sub>O</sub> = 0 V			-10	μA	
Analog pin input leakage current	I <sub>LWASN</sub>	<b>Note 2</b>			±10	μA	
Power supply current	During normal operation	I <sub>DD1</sub>	Direct mode		2.6 × f <sub>xx</sub> + 30	3.9 × f <sub>xx</sub> + 45	mA
			PLL mode		2.6 × f <sub>xx</sub> + 30	3.9 × f <sub>xx</sub> + 45	mA
	In HALT mode	I <sub>DD2</sub>	Direct mode		1.6 × f <sub>xx</sub> + 20	2.4 × f <sub>xx</sub> + 30	mA
			PLL mode		1.6 × f <sub>xx</sub> + 20	2.4 × f <sub>xx</sub> + 30	mA
	In IDLE mode	I <sub>DD3</sub>	Direct mode		10	30	mA
			PLL mode		10	30	mA
	In STOP mode	I <sub>DD4</sub>	-40°C ≤ T <sub>A</sub> ≤ +40°C		10	60	μA
			40°C < T <sub>A</sub> ≤ 85°C			250	μA

**Notes 1.** P01/TI000/INTP000, P02/INTP001, P04/DMARQ0/INTP100 to P07/DMARQ3/INTP103, P11/TI010/INTP010, P12/INTP011, P21/TI020/INTP020, P22/INTP021, P24/TC0/INTP110 to P27/TC3/INTP113, P30/SO2/INTP130, P31/SI2/INTP131, P32/SCK2/INTP132, P33/TXD2/INTP133, P34/RXD2/INTP120, P35/INTP121, P36/INTP122, P37/ADTRG/INTP123, P41/RXD0/SI0, P42/SCK0, P44/RXD1/SI1, P45/SCK1, P50/TI030/INTP030, P51/INTP031

**2.** P70/ANI0 to P77/ANI7

**Remarks 1.** TYP. values are reference values for when T<sub>A</sub> = 25°C, V<sub>DD</sub> = 3.3 V. The current does not include the current flowing through pull-up resistors.


**2.** f<sub>xx</sub>: CPU operation frequency

**Data Retention Characteristics (T<sub>A</sub> = -40 to +85°C)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention voltage	V <sub>DDDR</sub>	STOP mode and V <sub>DD</sub> = V <sub>DDDR</sub>	1.5		3.6	V
Data retention current	I <sub>DDDR</sub>	V <sub>DD</sub> = V <sub>DDDR</sub> -40°C ≤ T <sub>A</sub> ≤ +40°C		10	60	μA
		40°C < T <sub>A</sub> ≤ 85°C			250	μA
Power supply voltage rise time	t <sub>rVD</sub>		200			μs
Power supply voltage fall time	t <sub>fVD</sub>		200			μs
Power supply voltage hold time (from STOP mode setting)	t <sub>HVD</sub>		0			ms
STOP release signal input time	t <sub>DREL</sub>		0			ns
Data retention high-level input voltage	V <sub>IHDR</sub>	<b>Note</b>	0.8V <sub>DDDR</sub>		V <sub>DDDR</sub>	V
Data retention low-level input voltage	V <sub>ILDR</sub>	<b>Note</b>	-0.5		0.2V <sub>DDDR</sub>	V

**Note** P01/TI000/INTP000, P02/INTP001, P04/DMARQ0/INTP100 to P07/DMARQ3/INTP103, P11/TI010/INTP010, P12/INTP011, P21/TI020/INTP020, P22/INTP021, P24/TC0/INTP110 to P27/TC3/INTP113, P30/SO2/INTP130, P31/SI2/INTP131, P32/SCK2/INTP132, P33/TXD2/INTP133, P34/RXD2/INTP120, P35/INTP121, P36/INTP122, P37/ADTRG/INTP123, P41/RXD0/SI0, P42/SCK0, P44/RXD1/SI1, P45/SCK1, P50/TI030/INTP030, P51/INTP031

**Remark** TYP. values are reference values for when T<sub>A</sub> = 25°C.




**AC Characteristics**


( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ , output pin load capacitance:  $C_L = 50 \text{ pF}$ )

**AC test input points**


- (a) P01/TI000/INTP000, P02/INTP001, P04/DMARQ0/INTP100 to P07/DMARQ3/INTP103, P11/TI010/INTP010, P12/INTP011, P21/TI020/INTP020, P22/INTP021, P24/TC0/INTP110 to P27/TC3/INTP113, P30/SO2/INTP130, P31/SI2/INTP131, P32/SCK2/INTP132, P33/TXD2/INTP133, P34/RXD2/INTP120, P35/INTP121, P36/INTP122, P37/ADTRG/INTP123, P41/RXD0/SI0, P42/SCK0, P44/RXD1/SI1, P45/SCK1, P50/TI030/INTP030, P51/INTP031




- (b) Other than (a) above



**AC test output test points**



**Load condition**



(1) Clock timing (1/2)


Parameter	Symbol		Conditions	MIN.	MAX.	Unit	
X1 input cycle	<1>	t <sub>cyx</sub>	Direct mode	20	125	ns	
			PLL mode	×10	200	250	ns
				Other than ×10	150	250	ns
X1 input high-level width	<2>	t <sub>wxH</sub>	Direct mode	5		ns	
			PLL mode	50		ns	
X1 input low-level width	<3>	t <sub>wxL</sub>	Direct mode	5		ns	
			PLL mode	50		ns	
X1 input rise time	<4>	t <sub>xR</sub>	Direct mode		4	ns	
			PLL mode		10	ns	
X1 input fall time	<5>	t <sub>xF</sub>	Direct mode		4	ns	
			PLL mode		10	ns	
CLKOUT output cycle	<6>	t <sub>cyK1</sub>		20	250	ns	
CLKOUT high-level width	<7>	t <sub>wKH1</sub>		0.5T – 5		ns	
CLKOUT low-level width	<8>	t <sub>wKL1</sub>		0.5T – 6		ns	
CLKOUT rise time	<9>	t <sub>kR1</sub>			5	ns	
CLKOUT fall time	<10>	t <sub>kF1</sub>			4	ns	
Delay time from X1↓ to CLKOUT	<11>	t <sub>DKX</sub>			40	ns	
Delay time from X1↓ to SDCLK	<12>	t <sub>DSX</sub>			40	ns	
SDCLK output cycle	<13>	t <sub>cyK2</sub>		20	250	ns	
SDCLK high-level width	<14>	t <sub>wKH2</sub>		0.5T – 5		ns	
SDCLK low-level width	<15>	t <sub>wKL2</sub>		0.5T – 6		ns	
SDCLK rise time	<16>	t <sub>kR2</sub>			5	ns	
SDCLK fall time	<17>	t <sub>kF2</sub>			4	ns	
BUSCLK rise time	<18>	t <sub>kR3</sub>			5	ns	
BUSCLK fall time	<19>	t <sub>kF3</sub>			4	ns	

Remarks 1. T = t<sub>cyK</sub>

2. The phase difference between CLKOUT and SDCLK, and between CLKOUT and BUSCLK cannot be defined.




(1) Clock timing (2/2)



(2) Output waveform (other than X1 and CLKOUT)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Output rise time	<20> $t_{OR}$			5	ns
Output fall time	<21> $t_{OF}$			4	ns




(3) Reset timing

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
$\overline{\text{RESET}}$ pin high-level width	<22>	tWRSH		500		ns
$\overline{\text{RESET}}$ pin low-level width	<23>	tWRSL	At power-on and at STOP mode release	500 + T <sub>os</sub>		ns
			Except at power-on and at STOP mode release	500		ns

**Remark** T<sub>os</sub>: Oscillation stabilization time

**Caution** Thoroughly evaluate the oscillation stabilization time.




(4) SRAM, external ROM, and external I/O access timing (When BCP bit of BCP register = 0)

(a) Access timing (SRAM, external ROM, external I/O) (1/2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Address, $\overline{CSn}$ output delay time (from CLKOUT $\uparrow$ )	<24> tDKA		2	13	ns
Address, $\overline{CSn}$ output delay time (from SDCLK $\uparrow$ )			0	13	ns
Address, $\overline{CSn}$ output hold time (from CLKOUT $\uparrow$ )	<25> tHKA		2	13	ns
Address, $\overline{CSn}$ output hold time (from SDCLK $\uparrow$ )			0	13	ns
$\overline{RD}$ , $\overline{IORD}$ delay time (from CLKOUT $\downarrow$ )	<26> tDKRDL		2	13	ns
$\overline{RD}$ , $\overline{IORD}$ delay time (from SDCLK $\downarrow$ )			0	13	ns
$\overline{RD}$ , $\overline{IORD}$ delay time (from CLKOUT $\uparrow$ )	<27> tHKRDH		2	13	ns
$\overline{RD}$ , $\overline{IORD}$ delay time (from SDCLK $\uparrow$ )			0	13	ns
$\overline{UWR}$ , $\overline{LWR}$ , $\overline{IOWR}$ delay time (from CLKOUT $\downarrow$ )	<28> tDKWRL		2	13	ns
$\overline{UWR}$ , $\overline{LWR}$ , $\overline{IOWR}$ delay time (from SDCLK $\downarrow$ )			0	13	ns
$\overline{UWR}$ , $\overline{LWR}$ , $\overline{IOWR}$ delay time (from CLKOUT $\downarrow$ )	<29> tHKWRH		2	13	ns
$\overline{UWR}$ , $\overline{LWR}$ , $\overline{IOWR}$ delay time (from SDCLK $\downarrow$ )			0	13	ns
$\overline{BCYST}$ delay time (from CLKOUT $\uparrow$ )	<30> tDKBSL		2	13	ns
$\overline{BCYST}$ delay time (from SDCLK $\uparrow$ )			0	13	ns
$\overline{BCYST}$ delay time (from CLKOUT $\uparrow$ )	<31> tHKBSH		2	13	ns
$\overline{BCYST}$ delay time (from SDCLK $\uparrow$ )			0	13	ns
$\overline{WAIT}$ setup time (to CLKOUT $\uparrow$ )	<32> tSWK		8		ns
$\overline{WAIT}$ setup time (to SDCLK $\uparrow$ )			10		ns
$\overline{WAIT}$ hold time (from CLKOUT $\uparrow$ )	<33> tHKW		2		ns
$\overline{WAIT}$ hold time (from SDCLK $\uparrow$ )			2		ns
Data input setup time (to CLKOUT $\uparrow$ )	<34> tSKID		8		ns
Data input setup time (to SDCLK $\uparrow$ )			10		ns
Data input hold time (from CLKOUT $\uparrow$ )	<35> tHKID		2		ns
Data input hold time (from SDCLK $\uparrow$ )			2		ns
Data output delay time (from CLKOUT $\downarrow$ )	<36> tDKOD1		2	13	ns
Data output delay time (from SDCLK $\downarrow$ )			0	13	ns
Data output delay time (from CLKOUT $\uparrow$ )	<37> tDKOD2		2	13	ns
Data output delay time (from SDCLK $\uparrow$ )			0	13	ns
Data float delay time (from CLKOUT $\uparrow$ )	<38> tHKOD		2	13	ns
Data float delay time (from SDCLK $\uparrow$ )			0	13	ns

- Remarks**
- Maintain at least one of the data input hold times, tHRDID or tHKID.
  - n = 0 to 7

(a) Access timing (SRAM, external ROM, external I/O) (2/2)



- Remarks**
1. This is the timing when the number of waits based on the DWC0 and DWC1 registers is zero.
  2. Broken lines indicate high impedance.
  3. n = 0 to 7


(b) Read timing (SRAM, external ROM, external I/O) (1/2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Data input setup time (to address)	<39>	t <sub>SAID</sub>		$(2 + w + w_D + w_{AS})T - 19$	ns
Data input setup time (to $\overline{RD}$ )	<40>	t <sub>SRDID</sub>		$(1.5 + w + w_D)T - 19$	ns
$\overline{RD}$ , $\overline{IORD}$ low-level width	<41>	t <sub>WRDL</sub>	$(1.5 + w + w_D)T - 10$		ns
$\overline{RD}$ , $\overline{IORD}$ high-level width	<42>	t <sub>WRDH</sub>	$(0.5 + w_{AS} + i)T - 10$		ns
Delay time from address, $\overline{CS}_n$ , to $\overline{RD}$ , $\overline{IORD}$ ↓	<43>	t <sub>DARD</sub>	$(0.5 + w_{AS})T - 10$		ns
Delay time from $\overline{RD}$ , $\overline{IORD}$ ↑ to address	<44>	t <sub>DRDA</sub>	iT		ns
Data input hold time (from $\overline{RD}$ , $\overline{IORD}$ ↑)	<45>	t <sub>HRDID</sub>	0		ns
Delay time from $\overline{RD}$ , $\overline{IORD}$ ↑ to data output	<46>	t <sub>DRDOD</sub>	$(0.5 + i)T - 10$		ns
$\overline{WAIT}$ setup time (to address)	<47>	t <sub>SAW</sub>	<b>Note</b>	$(1 + w_{AS})T - 21$	ns
$\overline{WAIT}$ setup time (to $\overline{BCYST}$ ↓)	<48>	t <sub>SBSW</sub>	<b>Note</b>	$(1 + w_{AS})T - 21$	ns
$\overline{WAIT}$ hold time (from $\overline{BCYST}$ ↑)	<49>	t <sub>HBSW</sub>	<b>Note</b>	T - 10	ns
$\overline{WAIT}$ high-level width	<50>	t <sub>WWH</sub>		T - 10	ns
Data output hold time (from $\overline{UWR}$ , $\overline{LWR}$ , $\overline{IOWR}$ ↑)	<57>	t <sub>HWROD</sub>		$(0.5 + i)T - 8$	ns

**Note** For the first  $\overline{WAIT}$  sampling when the wait count based on the DWC0 and DWC1 registers is zero.

- Remarks**
1. T = t<sub>cyk</sub>
  2. w: Wait count based on  $\overline{WAIT}$
  3. w<sub>D</sub>: Wait count based on the DWC0 and DWC1 registers
  4. Maintain at least one of the data input hold times t<sub>HRDID</sub> or t<sub>HKID</sub>
  5. n = 0 to 7
  6. i: Idle state count
  7. w<sub>AS</sub>: Address setup wait count based on the ASC register

(b) Read timing (SRAM, external ROM, external I/O) (2/2)




(c) Write timing (SRAM, external ROM, external I/O) (1/2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{WAIT}}$ setup time (to address)	<47> $t_{\text{SAW}}$	<b>Note</b>		$(1 + w_{\text{AS}})T - 21$	ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{BCYST}}\downarrow$ )	<48> $t_{\text{SBSW}}$	<b>Note</b>		$(1 + w_{\text{AS}})T - 21$	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{BCYST}}\uparrow$ )	<49> $t_{\text{HBSW}}$	<b>Note</b>	$T - 10$		ns
$\overline{\text{WAIT}}$ high-level width	<50> $t_{\text{WWH}}$		$T - 10$		ns
Delay time from address, $\overline{\text{CS}}_n$ to $\overline{\text{UWR}}$ , $\overline{\text{LWR}}$ , $\overline{\text{IOWR}}\downarrow$	<51> $t_{\text{DAWR}}$		$(0.5 + w_{\text{AS}})T - 10$		ns
Address setup time (to $\overline{\text{UWR}}$ , $\overline{\text{LWR}}$ , $\overline{\text{IOWR}}\uparrow$ )	<52> $t_{\text{SAWR}}$		$(1.5 + w + w_{\text{D}} + w_{\text{AS}})T - 10$		ns
Delay time from $\overline{\text{UWR}}$ , $\overline{\text{LWR}}$ , $\overline{\text{IOWR}}\uparrow$ to address	<53> $t_{\text{DWRA}}$		$(0.5 + i)T - 10$		ns
$\overline{\text{UWR}}$ , $\overline{\text{LWR}}$ , $\overline{\text{IOWR}}$ high-level width	<54> $t_{\text{WWRH}}$		$(0.5 + i + w_{\text{AS}})T - 10$		ns
$\overline{\text{UWR}}$ , $\overline{\text{LWR}}$ , $\overline{\text{IOWR}}$ low-level width	<55> $t_{\text{WWRL}}$		$(1 + w + w_{\text{D}})T - 10$		ns
Data output setup time (to $\overline{\text{UWR}}$ , $\overline{\text{LWR}}$ , $\overline{\text{IOWR}}\uparrow$ )	<56> $t_{\text{SODWR}}$		$(0.5 + w + w_{\text{D}})T - 10$		ns
Data output hold time (from $\overline{\text{UWR}}$ , $\overline{\text{LWR}}$ , $\overline{\text{IOWR}}\uparrow$ )	<57> $t_{\text{HWROD}}$		$(0.5 + i)T - 8$		ns

**Note** For the first  $\overline{\text{WAIT}}$  sampling when the wait count based on the DWC0 and DWC1 registers is zero.

- Remarks**
1.  $T = t_{\text{CYK}}$
  2.  $w$ : Wait count based on  $\overline{\text{WAIT}}$
  3.  $w_{\text{D}}$ : Wait count based on the DWC0 and DWC1 registers
  4.  $n = 0$  to 7
  5.  $i$ : Idle state count
  6.  $w_{\text{AS}}$ : Address setup wait count based on the ASC register

(c) Write timing (SRAM, external ROM, external I/O) (2/2)





(d) DMA flyby transfer timing (SRAM → external I/O transfer) (1/2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{WAIT}}$ setup time (to CLKOUT↑)	<32> $t_{\text{SWK}}$		8		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT↑)	<33> $t_{\text{HKW}}$		0		ns
$\overline{\text{RD}}$ low-level width	<41> $t_{\text{WRDL}}$		$(1.5 + w + w_D)T - 10$		ns
$\overline{\text{RD}}$ high-level width	<42> $t_{\text{WRDH}}$		$(0.5 + w_{\text{AS}} + i)T - 10$		ns
Delay time from address, $\overline{\text{CSn}}$ to $\overline{\text{RD}}\downarrow$	<43> $t_{\text{DARD}}$		$(0.5 + w_{\text{AS}})T - 10$		ns
Delay time from $\overline{\text{RD}}\uparrow$ to address	<44> $t_{\text{DRDA}}$		$iT$		ns
Delay time from $\overline{\text{RD}}\uparrow$ to data output	<46> $t_{\text{DRDOD}}$		$(0.5 + i)T - 10$		ns
$\overline{\text{WAIT}}$ setup time (to address)	<47> $t_{\text{SAW}}$	<b>Note</b>		$(1 + w_{\text{AS}})T - 21$	ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{BCYST}}\downarrow$ )	<48> $t_{\text{SBSW}}$	<b>Note</b>		$(1 + w_{\text{AS}})T - 21$	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{BCYST}}\uparrow$ )	<49> $t_{\text{HBSW}}$	<b>Note</b>	$T - 10$		ns
$\overline{\text{WAIT}}$ high-level width	<50> $t_{\text{WWH}}$		$T - 10$		ns
Delay time from address to $\overline{\text{IOWR}}\downarrow$	<51> $t_{\text{DAWR}}$		$(0.5 + w_{\text{AS}})T - 10$		ns
Address setup time (to $\overline{\text{IOWR}}\uparrow$ )	<52> $t_{\text{SAWR}}$		$(1.5 + w + w_D + w_{\text{AS}})T - 10$		ns
Delay time from $\overline{\text{IOWR}}\uparrow$ to address	<53> $t_{\text{DWRA}}$		$(1.5 + i)T - 10$		ns
$\overline{\text{IOWR}}$ high-level width	<54> $t_{\text{WWRH}}$		$(0.5 + i + w_{\text{AS}})T - 10$		ns
$\overline{\text{IOWR}}$ low-level width	<55> $t_{\text{WRWL}}$		$(1 + w + w_D)T - 10$		ns
Delay time from $\overline{\text{IOWR}}\uparrow$ to $\overline{\text{RD}}\uparrow$	<58> $t_{\text{DIWRRD}}$		$1.5T - 10$		ns
Delay time from $\overline{\text{DMAAKm}}\downarrow$ to $\overline{\text{IOWR}}\downarrow$	<59> $t_{\text{DDAWR}}$		$(0.5 + w_{\text{AS}})T - 10$		ns
Delay time from $\overline{\text{IOWR}}\uparrow$ to $\overline{\text{DMAAKm}}\uparrow$	<60> $t_{\text{DWRDA}}$		$(1.5 + i)T - 10$		ns

**Note** For the first  $\overline{\text{WAIT}}$  sampling when the number of waits based on the DWC0 and DWC1 registers is zero.

**Remarks 1.**  $T = t_{\text{CYK}}$

**2.**  $w$ : Wait count based on  $\overline{\text{WAIT}}$


**3.**  $w_D$ : Wait count based on the DWC0 and DWC1 registers

**4.**  $n = 0$  to 7,  $m = 0$  to 3

**5.**  $i$ : Idle state count

**6.**  $w_{\text{AS}}$ : Address setup wait count based on the ASC register

(d) DMA flyby transfer timing (SRAM  $\rightarrow$  external I/O transfer) (2/2)



(e) DMA flyby transfer timing (external I/O → SRAM transfer) (1/2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{WAIT}}$ setup time (to CLKOUT $\uparrow$ )	<32> $t_{\text{SWK}}$		8		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT $\uparrow$ )	<33> $t_{\text{HKW}}$		0		ns
$\overline{\text{IORD}}$ low-level width	<41> $t_{\text{WRDL}}$		$(2 + w + w_D)T - 10$		ns
$\overline{\text{IORD}}$ high-level width	<42> $t_{\text{WRDH}}$		$(1 + i + w_{AS})T - 10$		ns
Delay time from address, $\overline{\text{CS}}_n$ to $\overline{\text{IORD}}\downarrow$	<43> $t_{\text{DARD}}$		$(0.5 + w_{AS})T - 10$		ns
Delay time from $\overline{\text{IORD}}\uparrow$ to address	<44> $t_{\text{DRDA}}$		$(0.5 + i)T - 10$		ns
Delay time from $\overline{\text{IORD}}\uparrow$ to data output	<46> $t_{\text{DRDOD}}$		$(1 + i)T - 10$		ns
$\overline{\text{WAIT}}$ setup time (to address)	<47> $t_{\text{SAW}}$	<b>Note</b>		$(1 + w_{AS})T - 21$	ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{BCYST}}\downarrow$ )	<48> $t_{\text{SBSW}}$	<b>Note</b>		$(1 + w_{AS})T - 21$	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{BCYST}}\uparrow$ )	<49> $t_{\text{HBSW}}$	<b>Note</b>	$T - 10$		ns
$\overline{\text{WAIT}}$ high-level width	<50> $t_{\text{WWH}}$		$T - 10$		ns
Delay time from address to $\overline{\text{UWR}}, \overline{\text{LWR}}\downarrow$	<51> $t_{\text{DAWR}}$		$(0.5 + w_{AS})T - 10$		ns
Address setup time (to $\overline{\text{UWR}}, \overline{\text{LWR}}\uparrow$ )	<52> $t_{\text{SAWR}}$		$(1.5 + w + w_D + w_{AS})T - 10$		ns
Delay time from $\overline{\text{UWR}}, \overline{\text{LWR}}\uparrow$ to address	<53> $t_{\text{DWRA}}$		$(0.5 + i)T - 10$		ns
$\overline{\text{UWR}}, \overline{\text{LWR}}$ high-level width	<54> $t_{\text{WWRH}}$		$(0.5 + i + w_{AS})T - 10$		ns
$\overline{\text{UWR}}, \overline{\text{LWR}}$ low-level width	<55> $t_{\text{WWRL}}$		$(1 + w + w_D)T - 10$		ns
Delay time from $\overline{\text{UWR}}, \overline{\text{LWR}}\uparrow$ to $\overline{\text{IORD}}\uparrow$	<61> $t_{\text{WRIRD}}$		$T - 10$		ns
Delay time from $\overline{\text{DMAAK}}_m\downarrow$ to $\overline{\text{IORD}}\downarrow$	<62> $t_{\text{DDARD}}$		$(0.5 + w_{AS})T - 10$		ns
Delay time from $\overline{\text{IORD}}\uparrow$ to $\overline{\text{DMAAK}}_m\uparrow$	<63> $t_{\text{DRDDA}}$		$(0.5 + i)T - 10$		ns

**Note** For first  $\overline{\text{WAIT}}$  sampling when wait count based on the DWC0 and DWC1 registers is zero.

**Remarks** 1.  $T = t_{\text{CYK}}$

2.  $w$ : Wait count based on  $\overline{\text{WAIT}}$


3.  $w_D$ : Wait count based on the DWC0 and DWC1 registers

4.  $n = 0$  to 7,  $m = 0$  to 3

5.  $i$ : Count of idle states inserted when a write cycle follows a read cycle

6.  $w_{AS}$ : Address setup wait count based on the ASC register

(e) DMA flyby transfer timing (external I/O  $\rightarrow$  SRAM transfer) (2/2)




(5) SRAM, external ROM, and external I/O access timing (vis-à-vis BUSCLK signal) (when BCP bit of BCP register = 1)

(a) Access timing (SRAM, external ROM, external I/O)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
WAIT setup time (to BUSCLK ↓)	<32>	t <sub>SWK</sub>	8		ns
WAIT hold time (from BUSCLK ↓)	<33>	t <sub>HKW</sub>	0.5T - 4		ns
WAIT hold time (from BUSCLK ↓)	<172>	t <sub>HKW1</sub>	T + 2		ns
Data input setup time (to BUSCLK ↓)	<34>	t <sub>SKID</sub>	8		ns
Data input hold time (from BUSCLK ↓)	<35>	t <sub>HKID</sub>	0.5T - 4		ns
Data output delay time (from BUSCLK ↓)	<36>	t <sub>DKOD1</sub>	T - 5	T + 8	ns
Data output delay time (from BUSCLK ↓)	<37>	t <sub>DKOD2</sub>	-5	+8	ns
Data float delay time (from BUSCLK ↓)	<38>	t <sub>HKOD</sub>	0.5T - 4	0.5T + 8	ns

- Remarks**
1. Maintain at least one of the data input hold times, t<sub>HRDID</sub> or t<sub>HKID</sub>.
  2. T = Internal system clock cycle (this does not mean x2 bus cycle).



- Remarks**
1. This is the timing when the number of waits based on the DWC0 and DWC1 registers is zero.
  2. Broken lines indicate high impedance.


(b) Read timing (SRAM, external ROM, external I/O) (1/2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Data input setup time (to address)	<39>	t <sub>SAID</sub>		$(2 + w + w_D + w_{AS})T - 19$	ns
Data input setup time (to $\overline{RD}$ )	<40>	t <sub>SRDID</sub>		$(1.5 + w + w_D)T - 19$	ns
$\overline{RD}$ , $\overline{IORD}$ low-level width	<41>	t <sub>WRDL</sub>	$(1.25 + w + w_D)T - 10$		ns
$\overline{RD}$ , $\overline{IORD}$ high-level width	<42>	t <sub>WRDH</sub>	$(0.75 + w_{AS} + i)T - 10$		ns
Delay time from address, $\overline{CS}_n$ , to $\overline{RD}$ , $\overline{IORD}\downarrow$	<43>	t <sub>DARD</sub>	$(0.75 + w_{AS})T - 10$		ns
Delay time from $\overline{RD}$ , $\overline{IORD}\uparrow$ to address	<44>	t <sub>DRDA</sub>	iT		ns
Data input hold time (from $\overline{RD}$ , $\overline{IORD}\uparrow$ )	<45>	t <sub>HRDID</sub>	0		ns
Delay time from $\overline{RD}$ , $\overline{IORD}\uparrow$ to data output	<46>	t <sub>DRDOD</sub>	$(0.25 + i)T - 10$		ns
$\overline{WAIT}$ setup time (to address)	<47>	t <sub>SAW</sub>	<b>Note</b>	$(1 + w_{AS})T - 21$	ns
$\overline{WAIT}$ setup time (to $\overline{BCYST}\downarrow$ )	<48>	t <sub>SBSW</sub>	<b>Note</b>	$(1 + w_{AS})T - 21$	ns
$\overline{WAIT}$ hold time (from $\overline{BCYST}\uparrow$ )	<49>	t <sub>HBSW</sub>	<b>Note</b>	$0.5T - 10$	ns
$\overline{WAIT}$ high-level width	<50>	t <sub>WWH</sub>	$T - 10$		ns
Data output hold time (from $\overline{UWR}$ , $\overline{LWR}$ , $\overline{IOWR}\uparrow$ )	<57>	t <sub>HWROD</sub>	$(0.25 + i)T - 8$		ns

**Note** For the first  $\overline{WAIT}$  sampling when the wait count based on the DWC0 and DWC1 registers is zero.

- Remarks**
1. T = BUSCLK cycle (internal system clock/2)
  2. w: Wait count based on  $\overline{WAIT}$
  3. w<sub>D</sub>: Wait count based on the DWC0 and DWC1 registers
  4. Maintain at least one of the data input hold times t<sub>HRDID</sub> or t<sub>HKID</sub>
  5. n = 0 to 7
  6. i: Idle state count
  7. w<sub>AS</sub>: Address setup wait count based on the ASC register

(b) Read timing (SRAM, external ROM, external I/O) (2/2)



(c) Write timing (SRAM, external ROM, external I/O) (1/2)


Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{WAIT}}$ setup time (to address)	<47>	$t_{\text{SAW}}$	<b>Note</b>	$(1 + w_{\text{AS}})T - 21$	ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{BCYST}}\downarrow$ )	<48>	$t_{\text{SBSW}}$	<b>Note</b>	$(1 + w_{\text{AS}})T - 21$	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{BCYST}}\uparrow$ )	<49>	$t_{\text{HBSW}}$	<b>Note</b>	$0.5T - 10$	ns
$\overline{\text{WAIT}}$ high-level width	<50>	$t_{\text{WWH}}$		$T - 10$	ns
Delay time from address, $\overline{\text{CS}}_n$ to $\overline{\text{UWR}}$ , $\overline{\text{LWR}}$ , $\overline{\text{IOWR}}\downarrow$	<51>	$t_{\text{DAWR}}$		$(0.75 + w_{\text{AS}})T - 10$	ns
Address setup time (to $\overline{\text{UWR}}$ , $\overline{\text{LWR}}$ , $\overline{\text{IOWR}}\uparrow$ )	<52>	$t_{\text{SAWR}}$		$(1.75 + w + w_{\text{D}} + w_{\text{AS}})T - 10$	ns
Delay time from $\overline{\text{UWR}}$ , $\overline{\text{LWR}}$ , $\overline{\text{IOWR}}\uparrow$ to address	<53>	$t_{\text{DWRA}}$		$(0.25 + i)T - 10$	ns
$\overline{\text{UWR}}$ , $\overline{\text{LWR}}$ , $\overline{\text{IOWR}}$ high-level width	<54>	$t_{\text{WWRH}}$		$(1 + i + w_{\text{AS}})T - 10$	ns
$\overline{\text{UWR}}$ , $\overline{\text{LWR}}$ , $\overline{\text{IOWR}}$ low-level width	<55>	$t_{\text{WWRL}}$		$(1 + w + w_{\text{D}})T - 10$	ns
Data output setup time (to $\overline{\text{UWR}}$ , $\overline{\text{LWR}}$ , $\overline{\text{IOWR}}\uparrow$ )	<56>	$t_{\text{SODWR}}$		$(1.25 + w + w_{\text{D}})T - 10$	ns
Data output hold time (from $\overline{\text{UWR}}$ , $\overline{\text{LWR}}$ , $\overline{\text{IOWR}}\uparrow$ )	<57>	$t_{\text{HWROD}}$		$(0.25 + i)T - 8$	ns

**Note** For the first  $\overline{\text{WAIT}}$  sampling when the wait count based on the DWC0 and DWC1 registers is zero.

- Remarks**
1. T = BUSCLK cycle (internal system clock/2)
  2. w: Wait count based on  $\overline{\text{WAIT}}$
  3.  $w_{\text{D}}$ : Wait count based on the DWC0 and DWC1 registers
  4. n = 0 to 7
  5. i: Idle state count
  6.  $w_{\text{AS}}$ : Address setup wait count based on the ASC register



(c) Write timing (SRAM, external ROM, external I/O) (2/2)



- Remarks**
1. This is the timing when the wait count based on the DWC0 and DWC1 registers is zero, the idle state count based on the BCC register is 1, and the wait count based on the ASC register is 1.
  2. Broken lines indicate high impedance.
  3.  $n = 0$  to 7


**(6) Page ROM access timing**

**(a) 8-bit bus width (halfword/word access), 16-bit bus width (word access) (1/2)**

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{WAIT}}$ setup time (to CLKOUT $\uparrow$ )	<32> $t_{\text{SWK}}$		8		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT $\uparrow$ )	<33> $t_{\text{HKW}}$		0		ns
Data input setup time (to CLKOUT $\uparrow$ )	<34> $t_{\text{SKID}}$		8		ns
Data input hold time (from CLKOUT $\uparrow$ )	<35> $t_{\text{HKID}}$		0		ns
Off-page data input setup time (to address)	<39> $t_{\text{SAID}}$			$(2 + w + w_D + w_{AS})T - 21$	ns
Off-page data input setup time (to $\overline{\text{RD}}$ )	<40> $t_{\text{SRDID}}$			$(1.5 + w + w_D)T - 21$	ns
Data input hold time (from $\overline{\text{RD}}\uparrow$ )	<45> $t_{\text{HRDID}}$		0		ns
Delay time from $\overline{\text{RD}}\uparrow$ to data output	<46> $t_{\text{DRDOD}}$		$(0.5 + i)T - 10$		ns
On-page data input setup time (to address)	<64> $t_{\text{SOAID}}$			$(2 + w + w_{PR} + w_{AS})T - 21$	ns

- Remarks**
1.  $T = t_{\text{CYK}}$
  2.  $w$ : Wait count based on  $\overline{\text{WAIT}}$
  3.  $w_D$ : Wait count based on the DWC0 and DWC1 registers
  4.  $w_{PR}$ : Wait count based on the PRC register
  5.  $i$ : Count of idle states inserted when a write cycle follows a read cycle
  6.  $w_{AS}$ : Address setup wait count based on the ASC register
  7. Maintain at least one of the data input hold times  $t_{\text{HKID}}$  or  $t_{\text{HRDID}}$

(a) 8-bit bus width (halfword/word access), 16-bit bus width (word access) (2/2)



**Note** On-page and off-page addresses are as follows.

PRC Register				On-Page Address	Off-Page Address
MA6	MA5	MA4	MA3		
0	0	0	0	A0 to A2	A3 to A25
0	0	0	1	A0 to A3	A4 to A25
0	0	1	1	A0 to A4	A5 to A25
0	1	1	1	A0 to A5	A6 to A25
1	1	1	1	A0 to A6	A7 to A25


- Remarks**
- This is the timing for the following case.  
 Wait count based on the DWC0 and DWC1 registers (TDW): 1  
 Wait count based on the PRC register (TPRW): 1  
 Wait count based on the ASC register (TASW): 1
  - Broken lines indicate high impedance.
  - n = 0 to 7

(b) 8-bit bus width (byte access), 16-bit bus width (byte/halfword access) (1/2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{WAIT}}$ setup time (to CLKOUT $\uparrow$ )	<32> $t_{\text{SWK}}$		8		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT $\uparrow$ )	<33> $t_{\text{HKW}}$		0		ns
Data input setup time (to CLKOUT $\uparrow$ )	<34> $t_{\text{SKID}}$		8		ns
Data input hold time (from CLKOUT $\uparrow$ )	<35> $t_{\text{HKID}}$		0		ns
Off-page data input setup time (to address)	<39> $t_{\text{SAID}}$			$(2 + w + w_D + w_{AS})T - 21$	ns
Off-page data input setup time (to $\overline{\text{RD}}$ )	<40> $t_{\text{SRDID}}$			$(1.5 + w + w_D)T - 21$	ns
Off-page $\overline{\text{RD}}$ low-level width	<171> $t_{\text{WRDL}}$		$(1.5 + w + w_D)T - 10$		ns
$\overline{\text{RD}}$ high-level width	<172> $t_{\text{WRDH}}$		$(0.5 + w_{AS})T - 10$		ns
Data input hold time (from $\overline{\text{RD}}\uparrow$ )	<45> $t_{\text{HRDID}}$		0		ns
Delay time from $\overline{\text{RD}}\uparrow$ to data output	<46> $t_{\text{DRDOD}}$		$(0.5 + i)T - 10$		ns
On-page $\overline{\text{RD}}$ low-level width	<173> $t_{\text{WORDL}}$		$(1.5 + w + w_{PR})T - 10$		ns
On-page data input setup time (to address)	<64> $t_{\text{SOAID}}$			$(2 + w + w_{PR} + w_{AS})T - 21$	ns
On-page data input setup time (to $\overline{\text{RD}}$ )	<174> $t_{\text{SORDID}}$			$(1.5 + w + w_{PR})T - 21$	ns

- Remarks**
1.  $T = t_{\text{CYK}}$
  2.  $w$ : Wait count based on  $\overline{\text{WAIT}}$
  3.  $w_D$ : Wait count based on the DWC0 and DWC1 registers
  4.  $w_{PR}$ : Wait count based on the PRC register
  5.  $i$ : Count of idle states inserted when a write cycle follows a read cycle
  6.  $w_{AS}$ : Address setup wait count based on the ASC register
  7. Maintain at least one of the data input hold times  $t_{\text{HKID}}$  or  $t_{\text{HRDID}}$

(b) 8-bit bus width (byte access), 16-bit bus width (byte/halfword access) (2/2)



**Note** On-page and off-page addresses are as follows.

PRC Register				On-Page Address	Off-Page Address
MA6	MA5	MA4	MA3		
0	0	0	0	A0 to A2	A3 to A25
0	0	0	1	A0 to A3	A4 to A25
0	0	1	1	A0 to A4	A5 to A25
0	1	1	1	A0 to A5	A6 to A25
1	1	1	1	A0 to A6	A7 to A25

- Remarks**
- This is the timing for the following case.
    - Wait count based on the DWC0 and DWC1 registers (TDW): 1
    - Wait count based on the PRC register (TPRW): 1
    - Wait count based on the ASC register (TASW): 1
  - Broken lines indicate high impedance.
  - n = 0 to 7

(7) DRAM access timing

(a) Read timing (EDO DRAM) (1/3)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Data input setup time (to CLKOUT↓)	<34> t <sub>SKID</sub>		8		ns
Data input hold time (from CLKOUT↓)	<35> t <sub>HKID</sub>		0		ns
Delay time from $\overline{OE}\uparrow$ to data output	<46> t <sub>DRDOD</sub>		$(1 + i)T - 10$		ns
Read/write cycle time	<65> t <sub>HPC</sub>		$(1 + W_{DA} + W_{CP})T - 10$		ns
Row address setup time	<66> t <sub>ASR</sub>		$0.5T - 10$		ns
Row address hold time	<67> t <sub>RAH</sub>		$(0.5 + W_{RH})T - 10$		ns
Column address setup time	<68> t <sub>ASC</sub>		$0.5T - 10$		ns
Column address hold time	<69> t <sub>CAH</sub>		$(0.5 + W_{DA})T - 10$		ns
RAS precharge time	<70> t <sub>RP</sub>	WRP = 0	T - 10		ns
		WRP ≥ 1	WRP T - 10		ns
Column address read time (from $\overline{RAS}\uparrow$ )	<71> t <sub>RAL</sub>		$(1.5 + W_{CP} + W_{DA})T - 10$		ns
$\overline{CAS}$ hold time	<72> t <sub>CSH</sub>		$(1.5 + W_{RH} + W_{DA})T - 10$		ns
Delay time from $\overline{RAS}$ to column address	<73> t <sub>RAD</sub>		$(0.5 + W_{RH})T - 10$		ns
$\overline{RAS}$ to $\overline{CAS}$ delay time	<74> t <sub>RCD</sub>		$(1 + W_{RH})T - 10$		ns
$\overline{CAS}$ to $\overline{RAS}$ precharge time	<75> t <sub>CRP</sub>	WRP = 0	1.5T - 10		ns
		WRP ≥ 1	$(0.5 + W_{RP})T - 10$		ns
$\overline{RAS}$ hold time from $\overline{CAS}$ precharge	<76> t <sub>RHCP</sub>		$(1.5 + W_{CP} + W_{DA})T - 10$		ns
$\overline{WE}$ setup time (to $\overline{CAS}\downarrow$ )	<77> t <sub>RCS</sub>	WRP = 0	$(3 + W_{RH})T - 10$		ns
		WRP ≥ 1	$(2 + W_{RP} + W_{RH})T - 10$		ns
$\overline{WE}$ hold time (from $\overline{RAS}\uparrow$ )	<78> t <sub>RRH</sub>		$(1 + i)T - 10$		ns
$\overline{WE}$ hold time (from $\overline{CAS}\uparrow$ )	<79> t <sub>RCH</sub>		$(1.5 + i)T - 10$		ns
RAS pulse width	Off-page <80> t <sub>RASP</sub>		$(2 + W_{RH} + W_{DA})T - 10$		ns
$\overline{CAS}$ pulse width	<81> t <sub>HCAS</sub>		$(0.5 + W_{DA})T - 10$		ns
$\overline{CAS}$ precharge time	<82> t <sub>CP</sub>		$(0.5 + W_{CP})T - 10$		ns
$\overline{CAS}$ hold time from $\overline{OE}$	Off-page <83> t <sub>CH1</sub>	WRP = 0	$(2.5 + W_{RH} + W_{DA})T - 10$		ns
		WRP ≥ 1	$(1.5 + W_{RP} + W_{RH} + W_{DA})T - 10$		ns
	On-page <84> t <sub>CH2</sub>		$(0.5 + W_{CP} + W_{DA})T - 10$		ns
Access time to $\overline{CAS}$ precharge	<85> t <sub>ACP</sub>			$(1.5 + W_{CP} + W_{DA})T - 21$	ns
Data input hold time (from $\overline{CAS}\downarrow$ )	<86> t <sub>DHC</sub>		0		ns
$\overline{CAS}$ access time	<87> t <sub>CAC</sub>			$(1 + W_{DA})T - 21$	ns
Access time from column address	<88> t <sub>AA</sub>			$(1.5 + W_{DA})T - 21$	ns


(a) Read timing (EDO DRAM) (2/3)

Parameter		Symbol		Conditions	MIN.	MAX.	Unit
Output enable access time	Off-page	<89>	t <sub>OE1</sub>	W <sub>RP</sub> = 0		(3 + W <sub>RP</sub> + W <sub>RH</sub> + W <sub>DA</sub> )T - 21	ns
				W <sub>RP</sub> ≥ 1		(2 + W <sub>RP</sub> + W <sub>RH</sub> + W <sub>DA</sub> )T - 21	ns
	Off-page	<90>	t <sub>OE2</sub>			(1 + W <sub>CP</sub> + W <sub>DA</sub> )T - 21	ns
R <sub>AS</sub> access time		<91>	t <sub>RAC</sub>			(2 + W <sub>RH</sub> + W <sub>DA</sub> )T - 21	ns
Output buffer turn-off delay time (from $\overline{OE}$ )		<92>	t <sub>OEZ</sub>		0		ns

- Cautions**
1. At least one clock is inserted in W<sub>RP</sub> by default regardless of the setting of the RPC1n and RPC0n bits in the SCRn register (n = 1, 3, 4, or 6)
  2. The  $\overline{WAIT}$  signal cannot be controlled using the  $\overline{BCYST}$  signal when using EDO DRAM.

- Remarks**
1. T = t<sub>CYK</sub>
  2. W<sub>DA</sub>: Wait count based on the DAC1n and DAC0n bits of the SCRn register (n = 1, 3, 4, 6)
  3. W<sub>CP</sub>: Wait count based on the CPC1n and CPC0n bits of the SCRn register (n = 1, 3, 4, 6)
  4. W<sub>RP</sub>: Wait count based on the RPC1n and RPC0n bits of the SCRn register (n = 1, 3, 4, 6)
  5. W<sub>RH</sub>: Wait count based on the RHC1n and RHC0n bits of the SCRn register (n = 1, 3, 4, 6)
  6. i: Idle state counts

(a) Read timing (EDO DRAM) (3/3)



- Notes**
1. At least one clock is inserted in TRPW cycle.
  2. During on-page access from other cycles while  $\overline{\text{RAS}}$  is low level.

- Remarks**
1. This is the timing for the following case.
    - Wait count based on the RPC1n and RPC0n bits of the SCRn register (TRPW): 1
    - Wait count based on the RHC1n and RHC0n bits of the SCRn register (TRHW): 1
    - Wait count based on the DAC1n and DAC0n bits of the SCRn register (TDAW): 1
    - Wait count based on the CPC1n and CPC0n bits of the SCRn register (TCPW): 1
  2. Broken lines indicate high impedance.
  3. n = 1, 3, 4, 6




(b) Write timing (EDO DRAM) (1/2)

Parameter		Symbol	Conditions	MIN.	MAX.	Unit
Read/write cycle time		<65>	t <sub>HPC</sub>	WCP = 0	(2 + WDA)T - 10	ns
				WCP ≥ 1	(1 + WDA + WCP)T - 10	ns
Row address setup time		<66>	t <sub>ASR</sub>		0.5T - 10	ns
Row address hold time		<67>	t <sub>RAH</sub>		(0.5 + WRH)T - 10	ns
Column address setup time		<68>	t <sub>ASC</sub>		0.5T - 10	ns
Column address hold time		<69>	t <sub>CAH</sub>		(0.5 + WDA)T - 10	ns
$\overline{\text{RAS}}$ precharge time		<70>	t <sub>RP</sub>	WRP = 0	T - 10	ns
				WRP ≥ 1	WRPT - 10	ns
Column address read time (from $\overline{\text{RAS}}\downarrow$ )		<71>	t <sub>RAL</sub>	WCP = 0	(2.5 + WDA)T - 10	ns
				WCP ≥ 1	(1.5 + WCP + WDA)T - 10	ns
$\overline{\text{CAS}}$ hold time		<72>	t <sub>CSH</sub>		(1.5 + WRH + WDA)T - 10	ns
Delay time from $\overline{\text{RAS}}$ to column address		<73>	t <sub>RAD</sub>		(0.5 + WRH)T - 10	ns
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time		<74>	t <sub>RCD</sub>		(1 + WRH)T - 10	ns
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time		<75>	t <sub>CRP</sub>	WRP = 0	1.5T - 10	ns
				WRP ≥ 1	(0.5 + WRP)T - 10	ns
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge		<76>	t <sub>RHCP</sub>	WCP = 0	(2.5 + WDA)T - 10	ns
				WCP ≥ 1	(1.5 + WCP + WDA)T - 10	ns
$\overline{\text{RAS}}$ pulse width	Off-page	<80>	t <sub>RASP</sub>		(2 + WRH + WDA)T - 10	ns
$\overline{\text{CAS}}$ pulse width		<81>	t <sub>HCAS</sub>		(0.5 + WDA)T - 10	ns
$\overline{\text{CAS}}$ precharge time		<82>	t <sub>CP</sub>	WCP = 0	1.5T - 10	ns
				WCP ≥ 1	(0.5 + WCP)T - 10	ns
$\overline{\text{RAS}}$ hold time		<93>	t <sub>RSH</sub>		(1 + WDA)T - 10	ns
$\overline{\text{WE}}$ setup time (to $\overline{\text{CAS}}\downarrow$ )	Off-page	<94>	t <sub>WCS1</sub>	WRP = 0	(2 + WRH)T - 10	ns
				WRP ≥ 1	(1 + WRP + WRH)T - 10	ns
	On-page	<95>	t <sub>WCS2</sub>	WCP = 0	T - 10	ns
				WCP ≥ 1	WCP T - 10	ns
$\overline{\text{WE}}$ hold time (from $\overline{\text{CAS}}\downarrow$ )		<96>	t <sub>WCH</sub>		(1 + WDA)T - 10	ns
Data setup time (to $\overline{\text{CAS}}\downarrow$ )	Off-page	<97>	t <sub>DS1</sub>		(1.5 + WRH)T - 10	ns
	On-page	<98>	t <sub>DS2</sub>	WCP = 0	1.5T - 10	ns
WCP ≥ 1				(0.5 + WCP)T - 10	ns	
Data hold time (from $\overline{\text{CAS}}\downarrow$ )		<99>	t <sub>DH</sub>		(0.5 + WDA)T - 10	ns
$\overline{\text{WE}}$ pulse width	On-page	<100>	t <sub>WP</sub>	WCP = 0	(2 + WDA)T - 10	ns
				WCP ≥ 1	(1 + WDA + WCP)T - 10	ns
$\overline{\text{WE}}$ read time (from $\overline{\text{RAS}}\uparrow$ )	On-page	<101>	t <sub>RWL</sub>	WCP = 0	(2 + WDA)T - 10	ns
				WCP ≥ 1	(1 + WDA + WCP)T - 10	ns
$\overline{\text{WE}}$ read time (from $\overline{\text{CAS}}\uparrow$ )	On-page	<102>	t <sub>CWL</sub>	WCP = 0	(1.5 + WDA)T - 10	ns
				WCP ≥ 1	(0.5 + WDA + WCP)T - 10	ns

- Cautions**
1. At least one clock is inserted in  $WRP$  by default regardless of the setting of the  $RPC1n$  and  $RPC0n$  bits in the  $SCRn$  register ( $n = 1, 3, 4, 6$ ).
  2. At least one clock is inserted in  $WCP$  by default regardless of the setting of the  $CPC1n$  and  $CPC0n$  bits in the  $SCRn$  register ( $n = 1, 3, 4, 6$ ).
  3. The  $\overline{WAIT}$  signal cannot be controlled using the  $\overline{BCYST}$  signal when using EDO DRAM.

- Remarks**
1.  $T = t_{CYK}$
  2.  $WDA$ : Wait count based on the  $DAC1n$  and  $DAC0n$  bits of the  $SCRn$  register ( $n = 1, 3, 4, 6$ )
  3.  $WCP$ : Wait count based on the  $CPC1n$  and  $CPC0n$  bits of the  $SCRn$  register ( $n = 1, 3, 4, 6$ )
  4.  $WRP$ : Wait count based on the  $RPC1n$  and  $RPC0n$  bits of the  $SCRn$  register ( $n = 1, 3, 4, 6$ )
  5.  $WRH$ : Wait count based on the  $RHC1n$  and  $RHC0n$  bits of the  $SCRn$  register ( $n = 1, 3, 4, 6$ )

(b) Write timing (EDO DRAM) (2/2)



- Notes**
1. At least one clock is inserted in TRPW and TCPW cycles.
  2. During on-page access from other cycles while RAS is low level.

- Remarks**
1. This is the timing for the following case.
    - Wait count based on the RPC1n and RPC0n bits of the SCRn register (TRPW): 1
    - Wait count based on the RHC1n and RHC0n bits of the SCRn register (TRHW): 1
    - Wait count based on the DAC1n and DAC0n bits of the SCRn register (TDAW): 1
    - Wait count based on the CPC1n and CPC0n bits of the SCRn register (TCPW): 1
  2. Broken lines indicate high impedance.
  3. n = 1, 3, 4, 6

(c) DMA flyby transfer timing (EDO DRAM → external I/O transfer) (1/3)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{WAIT}}$ setup time (to $\text{CLKOUT}\uparrow$ )	<32> $t_{\text{SWK}}$		8		ns
$\overline{\text{WAIT}}$ hold time (from $\text{CLKOUT}\uparrow$ )	<33> $t_{\text{HKW}}$		0		ns
Delay time from $\text{OE}\uparrow$ to data output	<46> $t_{\text{DRDOD}}$		$(1 + i)T - 10$		ns
Delay time from $\text{IOWR}\uparrow$ to address	<53> $t_{\text{DWRA}}$		$1.5T - 10$		ns
$\text{IOWR}$ low-level width	<55> $t_{\text{WWRL}}$	$WRP = 0$	$(3 + WRH + WDA + w)T - 10$		ns
		$WRP \geq 1$	$(2 + WRP + WDA + WRH + w)T - 10$		ns
Delay time from $\text{IOWR}\uparrow$ to $\text{OE}\uparrow$	<58> $t_{\text{WRRD}}$		$T - 10$		ns
Row address setup time	<66> $t_{\text{ASR}}$		$0.5T - 10$		ns
Row address hold time	<67> $t_{\text{RAH}}$		$(0.5 + WRH)T - 10$		ns
Column address setup time	<68> $t_{\text{ASC}}$		$0.5T - 10$		ns
Column address hold time	<69> $t_{\text{CAH}}$		$(2.5 + WDA + w)T - 10$		ns
$\text{RAS}$ precharge time	<70> $t_{\text{RP}}$	$WRP = 0$	$T - 10$		ns
		$WRP \geq 1$	$WRPT - 10$		ns
Column address read time (to $\overline{\text{RAS}}$ )	<71> $t_{\text{RAL}}$		$(3.5 + WCP + WDA + w)T - 10$		ns
$\text{CAS}$ hold time	<72> $t_{\text{CSH}}$		$(3 + WRH + WDA + w)T - 10$		ns
$\overline{\text{RAS}}$ to column address delay time	<73> $t_{\text{RAD}}$		$(0.5 + WRH)T - 10$		ns
$\overline{\text{RAS}}$ to $\text{CAS}$ delay time	<74> $t_{\text{RCD}}$		$(1 + WRH)T - 10$		ns
$\text{CAS}$ to $\text{RAS}$ precharge time	<75> $t_{\text{CRP}}$	$WRP = 0$	$2T - 10$		ns
		$WRP \geq 1$	$(1 + WRP)T - 10$		ns
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	<76> $t_{\text{RHCP}}$		$(4 + WCP + WDA + w)T - 10$		ns
$\text{WE}$ setup time (to $\overline{\text{CAS}}\downarrow$ )	<77> $t_{\text{RCS}}$	$WRP = 0$	$(3 + WRH)T - 10$		ns
		$WRP \geq 1$	$(2 + WRP + WRH)T - 10$		ns
$\text{WE}$ hold time (from $\text{RAS}\uparrow$ )	<78> $t_{\text{RRH}}$		0		ns
$\text{WE}$ hold time (from $\overline{\text{CAS}}\uparrow$ )	<79> $t_{\text{RCH}}$		$T - 10$		ns
$\text{RAS}$ pulse width	Off-page <80> $t_{\text{RASP}}$		$(4 + WRH + WDA + w)T - 10$		ns
$\text{CAS}$ precharge time	<82> $t_{\text{CP}}$		$(1 + WCP)T - 10$		ns
$\text{OE} \rightarrow \overline{\text{CAS}}$ hold time	Off-page <83> $t_{\text{OCH1}}$	$WRP = 0$	$(4 + WRH + WDA + w)T - 10$		ns
		$WRP \geq 1$	$(3 + WRP + WRH + WDA + w)T - 10$		ns
	On-page <84> $t_{\text{OCH2}}$		$(2 + WCP + WDA + w)T - 10$		ns
Output buffer turn-off delay time (from $\text{OE}\uparrow$ )	<92> $t_{\text{OEZ}}$		0		ns
$\overline{\text{RAS}}$ hold time	<93> $t_{\text{RSH}}$		$(3 + WDA + w)T - 10$		ns
Read/write cycle time	<103> $t_{\text{RC}}$	$WRP = 0$	$(5.5 + WRH + WDA + w)T - 10$		ns
		$WRP \geq 1$	$(4.5 + WRP + WRH + WDA + w)T - 10$		ns
$\text{CAS}$ pulse width	<104> $t_{\text{CAS}}$		$(2 + WDA + w)T - 10$		ns
$\overline{\text{CAS}}$ precharge time	<105> $t_{\text{CPN}}$	$WRP = 0$	$(3 + WRH)T - 10$		ns
		$WRP \geq 1$	$(2 + WRP + WRH)T - 10$		ns
High-speed page mode cycle time	<106> $t_{\text{PC}}$		$(3 + WCP + WDA + w)T - 10$		ns


(c) DMA flyby transfer timing (EDO DRAM → external I/O transfer) (2/3)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Delay time from $\overline{\text{DMAAKm}}\downarrow$ to $\overline{\text{CAS}}\downarrow$	<107>	$t_{\text{DDACS}}$	$\text{WRP} = 0$	$(2.5 + \text{WRH})T - 10$	ns
			$\text{WRP} \geq 1$	$(1.5 + \text{WRP} + \text{WRH})T - 10$	ns
Delay time from $\overline{\text{IOWR}}\downarrow$ to $\overline{\text{CAS}}\downarrow$	<108>	$t_{\text{DRDCS}}$	$\text{WRP} = 0$	$(2 + \text{WRH})T - 10$	ns
			$\text{WRP} \geq 1$	$(1 + \text{WRP} + \text{WRH})T - 10$	ns
Output buffer turn-off delay time (from $\overline{\text{CAS}}\uparrow$ )	<109>	$t_{\text{OFF}}$	0		ns

- Cautions**
1. At least one clock is inserted in  $\text{WRP}$  by default regardless of the setting of the  $\text{RPC1n}$  and  $\text{RPC0n}$  bits in the  $\text{SCRn}$  register ( $n = 1, 3, 4, 6$ ).
  2. The  $\overline{\text{WAIT}}$  signal cannot be controlled using the  $\overline{\text{BCYST}}$  signal when using EDO DRAM.

- Remarks**
1.  $T = t_{\text{CYK}}$
  2.  $w$ : Wait count based on  $\overline{\text{WAIT}}$
  3.  $w_{\text{DA}}$ : Wait count based on the  $\text{DAC1n}$  and  $\text{DAC0n}$  bits of the  $\text{SCRn}$  register ( $n = 1, 3, 4, 6$ )
  4.  $w_{\text{CP}}$ : Wait count based on the  $\text{CPC1n}$  and  $\text{CPC0n}$  bits of the  $\text{SCRn}$  register ( $n = 1, 3, 4, 6$ )
  5.  $\text{WRP}$ : Wait count based on the  $\text{RPC1n}$  and  $\text{RPC0n}$  bits of the  $\text{SCRn}$  register ( $n = 1, 3, 4, 6$ )
  6.  $\text{WRH}$ : Wait count based on the  $\text{RHC1n}$  and  $\text{RHC0n}$  bits of the  $\text{SCRn}$  register ( $n = 1, 3, 4, 6$ )
  7.  $i$ : Idle state count
  8.  $m = 0$  to 3

(c) DMA flyby transfer timing (EDO DRAM  $\rightarrow$  external I/O transfer) (3/3)



**Note** At least one clock is inserted in TRPW cycle.

**Remarks 1.** This is the timing for the following case.

- Wait count based on the RPC1n and RPC0n bits of the SCRn register (TRPW): 1
- Wait count based on the RHC1n and RHC0n bits of the SCRn register (TRHW): 1
- Wait count based on the DAC1n and DAC0n bits of the SCRn register (TDAW): 1
- Wait count based on the CPC1n and CPC0n bits of the SCRn register (TCPW): 1

**2.** Broken lines indicate high impedance.

**3.** n = 1, 3, 4, 6, m = 0 to 3

(d) DMA flyby transfer timing (external I/O → EDO DRAM transfer) (1/3)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{WAIT}}$ setup time (to $\text{CLKOUT}\uparrow$ )	<32> $t_{\text{SWK}}$		8		ns
$\overline{\text{WAIT}}$ hold time (from $\text{CLKOUT}\uparrow$ )	<33> $t_{\text{HKW}}$		0		ns
$\overline{\text{IORD}}$ low-level width	<41> $t_{\text{WRDL}}$		$(2 + \text{WRH} + \text{WDA} + w)T - 10$		ns
$\overline{\text{IORD}}$ high-level width	<42> $t_{\text{WRDH}}$		$T - 10$		ns
Delay time from $\overline{\text{IORD}}\uparrow$ to address	<44> $t_{\text{DRDA}}$		$(0.5 + i)T - 10$		ns
Row address setup time	<66> $t_{\text{ASR}}$		$0.5T - 10$		ns
Row address hold time	<67> $t_{\text{RAH}}$		$(0.5 + \text{WRH})T - 10$		ns
Column address setup time	<68> $t_{\text{ASC}}$		$0.5T - 10$		ns
Column address hold time	<69> $t_{\text{CAH}}$		$(1.5 + \text{WDA})T - 10$		ns
$\overline{\text{RAS}}$ precharge time	<70> $t_{\text{RP}}$	$\text{WRP} = 0$	$T - 10$		ns
		$\text{WRP} \geq 1$	$\text{WRP}T - 10$		ns
Column address read time (from $\overline{\text{RAS}}$ )	<71> $t_{\text{RAL}}$		$(2.5 + \text{WCP} + \text{WDA} + w)T - 10$		ns
$\overline{\text{CAS}}$ hold time	<72> $t_{\text{CSH}}$		$(2 + \text{WRH} + \text{WDA} + w)T - 10$		ns
$\overline{\text{RAS}}$ to column address delay time	<73> $t_{\text{RAD}}$		$(0.5 + \text{WRH})T - 10$		ns
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	<74> $t_{\text{RCD}}$		$(1 + \text{WRH} + w)T - 10$		ns
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	<75> $t_{\text{CRP}}$	$\text{WRP} = 0$	$2T - 10$		ns
		$\text{WRP} \geq 1$	$(1 + \text{WRP})T - 10$		ns
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	<76> $t_{\text{RHCP}}$		$(4 + \text{WCP} + \text{WDA} + w)T - 10$		ns
$\overline{\text{RAS}}$ pulse width	Off-page <80> $t_{\text{RASP}}$		$(3 + \text{WRH} + \text{WDA} + w)T - 10$		ns
$\overline{\text{CAS}}$ precharge time	<82> $t_{\text{CP}}$		$(1 + \text{WCP} + w)T - 10$		ns
$\overline{\text{RAS}}$ hold time	<93> $t_{\text{RSH}}$		$(2 + \text{WDA})T - 10$		ns
Read/write cycle time	<103> $t_{\text{RC}}$	$\text{WRP} = 0$	$(4.5 + \text{WRH} + \text{WDA} + w)T - 10$		ns
		$\text{WRP} \geq 1$	$(3.5 + \text{WRP} + \text{WRH} + \text{WDA} + w)T - 10$		ns
$\overline{\text{CAS}}$ pulse width	<104> $t_{\text{CAS}}$		$(1 + \text{WDA})T - 10$		ns
$\overline{\text{CAS}}$ precharge time	<105> $t_{\text{CPN}}$	$\text{WRP} = 0$	$(3 + \text{WRH} + w)T - 10$		ns
		$\text{WRP} \geq 1$	$(2 + \text{WRP} + \text{WRH} + w)T - 10$		ns
High-speed page mode cycle time	<106> $t_{\text{PC}}$		$(2 + \text{WCP} + \text{WDA} + w)T - 10$		ns
Delay time from $\overline{\text{DMAAKm}}\downarrow$ to $\overline{\text{CAS}}\downarrow$	<107> $t_{\text{DDACS}}$	$\text{WRP} = 0$	$(2.5 + \text{WRH} + w)T - 10$		ns
		$\text{WRP} \geq 1$	$(1.5 + \text{WRP} + \text{WRH} + w)T - 10$		ns
Delay time from $\overline{\text{IORD}}\downarrow$ to $\overline{\text{CAS}}\downarrow$	<108> $t_{\text{DRDCS}}$	$\text{WRP} = 0$	$(2 + \text{WRH} + w)T - 10$		ns
		$\text{WRP} \geq 1$	$(1 + \text{WRP} + \text{WRH} + w)T - 10$		ns
$\overline{\text{WE}}$ read time (from $\overline{\text{RAS}}\uparrow$ )	<110> $t_{\text{RWL}}$		$(3 + \text{WDA} + w)T - 10$		ns
$\overline{\text{WE}}$ read time (from $\overline{\text{CAS}}\uparrow$ )	<111> $t_{\text{CWL}}$		$(2 + \text{WDA} + w)T - 10$		ns
$\overline{\text{WE}}$ pulse width	<112> $t_{\text{WP}}$		$(2 + \text{WDA} + w)T - 10$		ns
$\overline{\text{WE}}$ setup time (to $\overline{\text{CAS}}\downarrow$ )	Off-page <113> $t_{\text{WCS1}}$		$(2 + \text{WRH} + w)T - 10$		ns
	On-page <114> $t_{\text{WCS2}}$		$T - 10$		ns

**(d) DMA flyby transfer timing (external I/O → EDO DRAM transfer) (2/3)**


Parameter	Symbol		Conditions	MIN.	MAX.	Unit
$\overline{\text{WE}}$ hold time (from $\overline{\text{CAS}}\downarrow$ )	<115>	$t_{\text{WCH}}$		$(1 + w_{\text{DA}})T - 10$		ns
Delay time from $\overline{\text{WE}}\uparrow$ to $\overline{\text{IORD}}\uparrow$	<116>	$t_{\text{DWERD}}$		0		ns

- Cautions**
1. At least one clock is inserted in  $w_{\text{RP}}$  by default regardless of the setting of the  $\text{RPC1n}$  and  $\text{RPC0n}$  bits in the  $\text{SCRn}$  register ( $n = 1, 3, 4, 6$ ).
  2. At least one clock is inserted in  $w_{\text{CP}}$  by default regardless of the setting of the  $\text{CPC1n}$  and  $\text{CPC0n}$  bits in the  $\text{SCRn}$  register ( $n = 1, 3, 4, 6$ ).
  3. The  $\overline{\text{WAIT}}$  signal cannot be controlled using the  $\overline{\text{BCYST}}$  signal when using EDO DRAM.

- Remarks**
1.  $T = t_{\text{CYK}}$
  2.  $w$ : Wait counts based on  $\overline{\text{WAIT}}$
  3.  $w_{\text{DA}}$ : Wait count based on the  $\text{DAC1n}$  and  $\text{DAC0n}$  bits of the  $\text{SCRn}$  register ( $n = 1, 3, 4, 6$ )
  4.  $w_{\text{CP}}$ : Wait count based on the  $\text{CPC1n}$  and  $\text{CPC0n}$  bits of the  $\text{SCRn}$  register ( $n = 1, 3, 4, 6$ )
  5.  $w_{\text{RP}}$ : Wait count based on the  $\text{RPC1n}$  and  $\text{RPC0n}$  bits of the  $\text{SCRn}$  register ( $n = 1, 3, 4, 6$ )
  6.  $w_{\text{RH}}$ : Wait count based on the  $\text{RHC1n}$  and  $\text{RHC0n}$  bits of the  $\text{SCRn}$  register ( $n = 1, 3, 4, 6$ )
  7.  $i$ : Idle state count
  8.  $m = 0$  to 3



(d) DMA flyby transfer timing (external I/O → EDO DRAM transfer) (3/3)



**Note** At least one clock is inserted in TRPW and TCPW cycles.

**Remarks 1.** This is the timing for the following case.

- Wait count based on the RPC1n and RPC0n bits of the SCRn register (TRPW): 1
- Wait count based on the RHC1n and RHC0n bits of the SCRn register (TRHW): 1
- Wait count based on the DAC1n and DAC0n bits of the SCRn register (TDAW): 1
- Wait count based on the CPC1n and CPC0n bits of the SCRn register (TCPW): 1

**2.** Broken lines indicate high impedance.

**3.** n = 1, 3, 4, 6, m = 0 to 3

(e) CBR refresh timing


Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{RAS}}$ precharge time	<70>	$t_{RP}$	$(1.5 + W_{RRW})T - 10$		ns
$\overline{\text{RAS}}$ pulse width	<117>	$t_{RAS}$	$(1.5 + W_{RCW}^{\text{Note 1}})T - 10$		ns
$\overline{\text{CAS}}$ hold time	<118>	$t_{CHR}$	$(0.5 + W_{RCW}^{\text{Note 1}})T - 10$		ns
$\overline{\text{REFRQ}}$ pulse width	<119>	$t_{WRFL}$	$(3 + W_{RRW} + W_{RCW}^{\text{Note 1}})T - 10$		ns
$\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time	<120>	$t_{RPC}$	$(2.5 + W_{RRW})T - 10$		ns
$\overline{\text{REFRQ}}$ active delay time (from CLKOUT $\uparrow$ )	<121>	$t_{DKRF}$	2	13	ns
$\overline{\text{REFRQ}}$ inactive delay time (from CLKOUT $\uparrow$ )	<122>	$t_{HKRF}$	2	13	ns
$\overline{\text{CAS}}$ setup time	<123>	$t_{CSR}$	$T - 10$		ns

**Note** At least one clock is inserted in  $W_{RCW}$  by default, regardless of the settings of the RCW0 to RCW2 bits of the RWC register.

**Remarks 1.**  $T = t_{CYK}$

**2.**  $W_{RRW}$ : Wait count based on the RRW0 and RRW1 bits of the RWC register

**3.**  $W_{RCW}$ : Wait count based on the RCW0 to RCW2 bits of the RWC register



**Notes 1.** At least one clock is inserted in TRCW, regardless of the settings of the RCW0 to RCW2 bits of the RWC register.

**2.** Idle state (TI) independent of the setting of the BCC register

**Remarks 1.** This is the timing for the following case.

Wait count based on the RRW0 and RRW1 bits of the RWC register (TRRW): 1

Wait count based on the RCW0 to RCW2 bits of the RWC register (TRCW): 2


**2.**  $n = 0$  to 7

(f) CBR self-refresh timing

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{REFRQ}}$ active delay time (from CLKOUT $\uparrow$ )	<121>	$t_{\text{DKRF}}$	2	13	ns
$\overline{\text{REFRQ}}$ inactive delay time (from CLKOUT $\uparrow$ )	<122>	$t_{\text{HKRF}}$	2	13	ns
$\overline{\text{CAS}}$ hold time	<124>	$t_{\text{CHS}}$	$-(\text{WRCW}T - 10)$		ns
$\overline{\text{RAS}}$ precharge time	<125>	$t_{\text{RPS}}$	$\text{WRP} = 0$	$(3 + 2\text{WSRW})T - 10$	ns
			$\text{WRP} \geq 1$	$(2 + 2\text{WSRW} + \text{WRPW})T - 10$	ns

**Remarks 1.**  $T = t_{\text{CYK}}$

- $\text{WSRW}$ : Wait count based on the SRW0 to SRW2 bits of the RWC register
- $\text{WRCW}$ : Wait count based on the RCW0 to RCW2 bits of the RWC register
- $\text{WRPW}$ : Wait count based on the RRW0 and RRW1 bits of the RWC register




**(8) SDRAM access timing**

**(a) Read timing (SDRAM access) (1/2)**

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Address delay time (from SDCLK↑)	<126> $t_{DKA}$		2	13	ns
$\overline{BCYST}$ delay time (from SDCLK↑)	<127> $t_{DKBC}$		2	13	ns
$\overline{CSn}$ delay time (from SDCLK↑)	<128> $t_{DKCS}$		2	13	ns
$\overline{SDRAS}$ delay time (from SDCLK↑)	<129> $t_{DKRAS}$		2	13	ns
$\overline{SDCAS}$ delay time (from SDCLK↑)	<130> $t_{DKCAS}$		2	13	ns
UDQM, LDQM delay time (from SDCLK↑)	<131> $t_{DKDQM}$		2	13	ns
SDCKE delay time (from SDCLK↑)	<132> $t_{DKCKE}$		2	13	ns
Data input setup time (at SDRAM read, to SDCLK↑)	<133> $t_{SDRMK}$		8		ns
Data input hold time (at SDRAM read, from SDCLK↑)	<134> $t_{HKDRM}$		0		ns
Delay time from SDCLK↑ to data output	<135> $t_{DSDOD}$			$(1 + i)T - 5$	ns

- Remarks**
1.  $T = t_{CYK2}$
  2.  $i =$  Idle state count
  3.  $n = 1, 3, 4, 6$

(a) Read timing (SDRAM access) (2/2)




- Remarks**
1. Wait count based on the BCW1n and BCW0n bits of the SCRn register (TBCW): 2
  2. Broken lines indicate high impedance.
  3. n = 1, 3, 4, 6

**(b) Write timing (SDRAM access) (1/2)**

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Address delay time (from SDCLK $\uparrow$ )	<126> t <sub>DKA</sub>		2	13	ns
BCYST $\overline{}$ delay time (from SDCLK $\uparrow$ )	<127> t <sub>DKBC</sub>		2	13	ns
CS $\overline{n}$ delay time (from SDCLK $\uparrow$ )	<128> t <sub>DKCS</sub>		2	13	ns
SDRAS $\overline{}$ delay time (from SDCLK $\uparrow$ )	<129> t <sub>DKRAS</sub>		2	13	ns
SDCAS $\overline{}$ delay time (from SDCLK $\uparrow$ )	<130> t <sub>DKCAS</sub>		2	13	ns
UDQM, LDQM delay time (from SDCLK $\uparrow$ )	<131> t <sub>DKDQM</sub>		2	13	ns
SDCKE delay time (from SDCLK $\uparrow$ )	<132> t <sub>DKCKE</sub>		2	13	ns
WE $\overline{}$ delay time (from SDCLK $\uparrow$ )	<136> t <sub>DKWE</sub>		2	13	ns
Data output delay time (from SDCLK $\uparrow$ )	<137> t <sub>DKDT</sub>		2	13	ns
Data float delay time (from SDCLK $\uparrow$ )	<138> t <sub>HZKDT</sub>		2	13	ns

**Remark** n = 1, 3, 4, 6

(b) Write timing (SDRAM access) (2/2)




- Remarks**
1. Wait count based on the BCW1n and BCW0n bits of the SCRn register (TBCW): 2
  2. Broken lines indicate high impedance.
  3. n = 1, 3, 4, 6

(9) DMAC timing

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{DMARQn}}$ setup time (to CLKOUT $\uparrow$ )	<139> $t_{\text{SDRK}}$		8		ns
$\overline{\text{DMARQn}}$ hold time	<140> $t_{\text{HKDR1}}$	After inactive (from CLKOUT $\uparrow$ )	3		ns
	<141> $t_{\text{HKDR2}}$			Until $\overline{\text{DMAAKn}}\downarrow$	ns
Second DMA request disable timing in single transfer	<142> $t_{\text{AKDR}}$			3T	ns
$\overline{\text{DMAAKn}}$ output delay time (from CLKOUT $\uparrow$ )	<143> $t_{\text{DKDA}}$		2	13	ns
$\overline{\text{DMAAKn}}$ output hold time (from CLKOUT $\uparrow$ )	<144> $t_{\text{HKDA}}$		2	13	ns
$\overline{\text{TCn}}$ output delay time (from CLKOUT $\uparrow$ )	<145> $t_{\text{HKTC}}$		2	13	ns
$\overline{\text{TCn}}$ output hold time (from CLKOUT $\uparrow$ )	<146> $t_{\text{HKTC}}$		2	13	ns

- Remarks**
1.  $T = t_{\text{CYK}}$
  2.  $n = 0$  to 3






**(10) Bus hold timing (1/2)**

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
$\overline{\text{HLDRQ}}$ setup time (to CLKOUT $\uparrow$ )	<147> $t_{\text{SHRK}}$		8		ns
$\overline{\text{HLDRQ}}$ hold time (from CLKOUT $\uparrow$ )	<148> $t_{\text{HKHR}}$		3		ns
Delay time from CLKOUT $\uparrow$ to $\overline{\text{HLDAK}}$	<149> $t_{\text{DKHA}}$		2	13	ns
$\overline{\text{HLDRQ}}$ high-level width	<150> $t_{\text{WHQH}}$		T + 3		ns
$\overline{\text{HLDAK}}$ low-level width	<151> $t_{\text{WHAL}}$		T - 11		ns
Delay time from $\overline{\text{HLDAK}}\downarrow$ to bus float	<152> $t_{\text{DKCF}}$		0		ns
Delay time from $\overline{\text{HLDAK}}\uparrow$ to bus output	<153> $t_{\text{DHAC}}$		2	13	ns
Delay time from $\overline{\text{HLDRQ}}\downarrow$ to $\overline{\text{HLDAK}}\downarrow$	<154> $t_{\text{DHQA1}}$		2T		ns
Delay time from $\overline{\text{HLDRQ}}\uparrow$ to $\overline{\text{HLDAK}}\uparrow$	<155> $t_{\text{DHQA2}}$		T	2T + 10	ns

**Remark** T =  $t_{\text{CYK}}$

(10) Bus hold timing (2/2)




- Remarks**
1. Broken lines indicate high impedance.
  2. n = 0 to 7

(11) Interrupt timing

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
NMI high-level width	<156> $t_{WNIH}$		500		ns
NMI low-level width	<157> $t_{WNIL}$		500		ns
INTP0nm high-level width	<158> $t_{WIT0H}$		3T + 500		ns
INTP0nm low-level width	<159> $t_{WIT0L}$		3T + 500		ns
INTP1nm high-level width	<160> $t_{WIT1H}$		500		ns
INTP1nm low-level width	<161> $t_{WIT1L}$		500		ns


- Remarks** 1. INTP0nm: n = 0 to 3, m = 0, 1  
 INTP1nm: n = 0 to 3, m = 0 to 3  
 2. T = tcyk



(12) RPU timing

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Tl0n0 high-level width	<162> $t_{WTIH}$		3T + 500		ns
Tl0n0 low-level width	<163> $t_{WTIL}$		3T + 500		ns

- Remarks** 1. n = 0 to 3  
 2. T = tcyk



(13) CSI0 to CSI2 timing (1/3)

(a) Master mode

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
$\overline{\text{SCKn}}$ cycle	<164>	$t_{\text{CYSK1}}$	Output	320		ns
$\overline{\text{SCKn}}$ high-level width	<165>	$t_{\text{WSK1H}}$	Output	$0.5t_{\text{CYSK1}} - 20$		ns
$\overline{\text{SCKn}}$ low-level width	<166>	$t_{\text{WSK1L}}$	Output	$0.5t_{\text{CYSK1}} - 20$		ns
SIn setup time (to $\overline{\text{SCKn}}\uparrow$ )	<167>	$t_{\text{SSISK}}$		30		ns
SIn setup time (to $\overline{\text{SCKn}}\downarrow$ )				30		ns
SIn hold time (from $\overline{\text{SCKn}}\uparrow$ )	<168>	$t_{\text{HSKSI}}$		30		ns
SIn hold time (from $\overline{\text{SCKn}}\downarrow$ )				30		ns
SOn output delay time (from $\overline{\text{SCKn}}\downarrow$ )	<169>	$t_{\text{DSKSO}}$			30	ns
SOn output delay time (from $\overline{\text{SCKn}}\uparrow$ )					30	ns
SOn output hold time (from $\overline{\text{SCKn}}\uparrow$ )	<170>	$t_{\text{HSKSO}}$		$0.5t_{\text{CYSK1}} - 5$		ns
SOn output hold time (from $\overline{\text{SCKn}}\downarrow$ )				$0.5t_{\text{CYSK1}} - 5$		ns

Remark n = 0 to 2


(b) Slave mode

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
$\overline{\text{SCKn}}$ cycle	<164>	$t_{\text{CYSK1}}$	Input	200		ns
$\overline{\text{SCKn}}$ high-level width	<165>	$t_{\text{WSK1H}}$	Input	90		ns
$\overline{\text{SCKn}}$ low-level width	<166>	$t_{\text{WSK1L}}$	Input	90		ns
SIn setup time (to $\overline{\text{SCKn}}\uparrow$ )	<167>	$t_{\text{SSISK}}$		50		ns
SIn setup time (to $\overline{\text{SCKn}}\downarrow$ )				50		ns
SIn hold time (from $\overline{\text{SCKn}}\uparrow$ )	<168>	$t_{\text{HSKSI}}$		50		ns
SIn hold time (from $\overline{\text{SCKn}}\downarrow$ )				50		ns
SOn output delay time (from $\overline{\text{SCKn}}\downarrow$ )	<169>	$t_{\text{DSKSO}}$			50	ns
SOn output delay time (from $\overline{\text{SCKn}}\uparrow$ )					50	ns
SOn output hold time (from $\overline{\text{SCKn}}\uparrow$ )	<170>	$t_{\text{HSKSO}}$		$t_{\text{WSK1H}}$		ns
SOn output hold time (from $\overline{\text{SCKn}}\downarrow$ )				$t_{\text{WSK1H}}$		ns


Remark n = 0 to 2

(13) CSI0 to CSI2 timing (2/3)

(c) Timing when CKPn, DAPn bits of CSICn register = 00




(d) Timing when CKPn, DAPn bits of CSICn register = 01




(13) CSI0 to CSI2 timing (3/3)

(e) Timing when CKPn, DAPn bits of CSICn register = 10



(f) Timing when CKPn, DAPn bits of CSICn register = 11



**A/D Converter Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = AV<sub>DD</sub> = 3.0 to 3.6 V, V<sub>SS</sub> = AV<sub>SS</sub> = 0 V)**


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	–		10			bit
Overall error <sup>Note 1</sup>	–				±0.49	%FSR
Quantization error	–				±1/2	LSB
Conversion time	t <sub>CONV</sub>		5		10	μs
Sampling time	t <sub>SAMP</sub>		Conversion clock <sup>Note 2</sup> /6			ns
Zero-scale error <sup>Note 1</sup>	–				±0.49	%FSR
Full-scale error <sup>Note 3</sup>	–				±0.49	%FSR
Integral linearity error <sup>Note 3</sup>	–				±4	LSB
Differential linearity error <sup>Note 3</sup>	–				±4	LSB
Analog input voltage	V <sub>WASN</sub>		-0.3		AV <sub>REF</sub> + 0.3	V
AV <sub>REF</sub> input voltage	AV <sub>REF</sub>	AV <sub>REF</sub> = AV <sub>DD</sub>	3.0		3.6	V
AV <sub>DD</sub> supply current	AI <sub>DD</sub>				10	mA

- Notes**
1. Excluding quantization error (±0.05 %FSR)
  2. Conversion clock is the number of clocks set by the ADM1 resistor.
  3. Excluding quantization error (±0.5 LSB)

**Remark** LSB: Least Significant Bit  
 FSR: Full Scale Range  
 %FSR is the ratio to the full-scale value.

5. PACKAGE DRAWING

144-PIN PLASTIC LQFP (FINE PITCH) (20x20)



NOTE


Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	22.0±0.2
B	20.0±0.2
C	20.0±0.2
D	22.0±0.2
F	1.25
G	1.25
H	0.22±0.05
I	0.08
J	0.5 (T.P.)
K	1.0±0.2
L	0.5±0.2
M	0.17 <sup>+0.03</sup> <sub>-0.07</sub>
N	0.08
P	1.4
Q	0.10±0.05
R	3° <sup>+4°</sup> <sub>-3°</sub>
S	1.5±0.1

S144GJ-50-UEN



161-PIN PLASTIC FBGA (13x13)



ITEM	MILLIMETERS
D	13.00±0.10
E	13.00±0.10
w	0.20
A	1.48±0.10
A1	0.35±0.06
A2	1.13
e	0.80
b	0.50 <sup>+0.05</sup> <sub>-0.10</sub>
x	0.08
y	0.10
y1	0.20
ZD	1.30
ZE	1.30

P161F1-80-EN4-1

**6. RECOMMENDED SOLDERING CONDITIONS**

The  $\mu$ PD703103A, 703105A, 703106A, 703106A(A), 703107A, and 703107A(A) should be soldered and mounted under the following recommended conditions.

For details of the recommended soldering conditions, refer to the document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, contact an NEC sales representative.

**Table 6-1. Surface Mounting Type Soldering Conditions**

**(1)  $\mu$ PD703106AGJ-xxx-UEN: 144-pin plastic LQFP (fine pitch) (20 × 20)**

**$\mu$ PD703107AGJ-xxx-UEN: 144-pin plastic LQFP (fine pitch) (20 × 20)**

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Two times or less, Exposure limit: 3 days <sup>Note</sup> (after that, prebake at 125°C for 10 to 72 hours)	IR35-103-2
VPS	Package peak temperature: 215°C, Time: 25 to 40 seconds (at 200°C or higher), Count: Two times or less, Exposure limit: 3 days <sup>Note</sup> (after that, prebake at 125°C for 10 to 72 hours)	VP15-103-2
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)	—

**(2)  $\mu$ PD703106AF1-xxx-EN4: 161-pin plastic FBGA (13 × 13)**

**$\mu$ PD703107AF1-xxx-EN4: 161-pin plastic FBGA (13 × 13)**

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Two times or less Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 10 to 72 hours)	IR35-107-2
VPS	Package peak temperature: 215°C, Time: 25 to 40 seconds (at 200°C or higher), Count: Two times or less Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 10 to 72 hours)	VP15-107-2
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)	—

**Note** After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

**Caution** Do not use different soldering methods together (except for partial heating).


**Remark** The soldering conditions for the following product is undetermined.

- $\mu$ PD703103AGJ-xxx-UEN: 144-pin plastic LQFP (fine pitch) (20 × 20)
- $\mu$ PD703105AGJ-xxx-UEN: 144-pin plastic LQFP (fine pitch) (20 × 20)
- $\mu$ PD703106AGJ(A)-xxx-UEN: 144-pin plastic LQFP (fine pitch) (20 × 20)
- $\mu$ PD703107AGJ(A)-xxx-UEN: 144-pin plastic LQFP (fine pitch) (20 × 20)

**APPENDIX NOTES ON TARGET SYSTEM DESIGN**

The following shows a diagram of the connection conditions between the in-circuit emulator option board and conversion connector. Design your system making allowances for conditions such as the form of parts mounted on the target system as shown below.

**Appendix-1. 144-pin Plastic LQFP (Fine Pitch) (20 x 20)**



**Remark** The connector for the 161-pin plastic FBGA package is under development.

**NOTES FOR CMOS DEVICES**

**① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS**

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

**② HANDLING OF UNUSED INPUT PINS FOR CMOS**

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to  $V_{DD}$  or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

**③ STATUS BEFORE INITIALIZATION OF MOS DEVICES**

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

**Related document**  $\mu$ PD70F3107A, 70F3107A(A) Data Sheet (U15846E)

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

**V850E/MA1 and V850 Series are trademarks of NEC Corporation.**

## Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

**NEC Electronics Inc. (U.S.)**

Santa Clara, California  
 Tel: 408-588-6000  
 800-366-9782  
 Fax: 408-588-6130  
 800-729-9288

**NEC Electronics (Europe) GmbH**

Duesseldorf, Germany  
 Tel: 0211-65 03 01  
 Fax: 0211-65 03 327

- Branch The Netherlands  
 Eindhoven, The Netherlands  
 Tel: 040-244 58 45  
 Fax: 040-244 45 80

- Branch Sweden  
 Taebby, Sweden  
 Tel: 08-63 80 820  
 Fax: 08-63 80 388

**NEC Electronics (France) S.A.**

Vélizy-Villacoublay, France  
 Tel: 01-3067-58-00  
 Fax: 01-3067-58-99

**NEC Electronics (France) S.A.  
 Representación en España**

Madrid, Spain  
 Tel: 091-504-27-87  
 Fax: 091-504-28-60

**NEC Electronics Italiana S.R.L.**

Milano, Italy  
 Tel: 02-66 75 41  
 Fax: 02-66 75 42 99

**NEC Electronics (UK) Ltd.**

Milton Keynes, UK  
 Tel: 01908-691-133  
 Fax: 01908-670-290

**NEC Electronics Hong Kong Ltd.**

Hong Kong  
 Tel: 2886-9318  
 Fax: 2886-9022/9044

**NEC Electronics Hong Kong Ltd.**

Seoul Branch  
 Seoul, Korea  
 Tel: 02-528-0303  
 Fax: 02-528-4411

**NEC Electronics Singapore Pte. Ltd.**

Novena Square, Singapore  
 Tel: 253-8311  
 Fax: 250-3583

**NEC Electronics Taiwan Ltd.**

Taipei, Taiwan  
 Tel: 02-2719-2377  
 Fax: 02-2719-5951

**NEC do Brasil S.A.**

Electron Devices Division  
 Guarulhos-SP, Brasil  
 Tel: 11-6462-6810  
 Fax: 11-6462-6829

The export of these products from Japan is regulated by the Japanese government. The export of some or all of these products may be prohibited without governmental license. To export or re-export some or all of these products from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

License not needed:  $\mu$ PD703103A

The customer must judge the need for license:  $\mu$ PD703105A, 703106A, 703106A(A), 703107A, 703107A(A)

• **The information in this document is current as of November, 2001. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.**

• No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.

• NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.

• Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.

• While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.

• NEC semiconductor products are classified into the following three quality grades:

"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.

"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.

(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).