



MOS INTEGRATED CIRCUIT

μPD65949S1-P00-F6

BONITO™ - Companion Chip for VR43xx and VR5xxx

DESCRIPTION

'Bonito' is a system controller especially designed for MIPS® RISC microprocessors with a 32-bit SysAD bus. 'Bonito' incorporates a simple and fast memory interface for PC-100 compliant SDRAMs, a Rev 2.1 compliant 33 MHz/32-bit PCI interface and last but not least a 16-bit local bus with IDE support. It has a built-in, flexible interrupt controller and numerous general purpose I/Os. In applications using the 32-bit SysAD bus (e.g. VR43xx, VR5432 and VR5500 based systems) it reduces the number of required parts significantly. 'Bonito' comes in a compact 352-pin plastic BGA package.

'Bonito' is designed as system controller for MIPS® RISC CPU based systems. The combination of 'Bonito' with a MIPS® RISC microprocessor gives you an excellent performance/cost ratio for computing or data traffic intensive applications like high resolution printers, scanners, networking equipment, high end Set-Top-Boxes or PC-Peripherals.

Functions in detail are described in Bonito's specification.

The latest version of this specification can be downloaded from Algorithmics' website:

www.algor.co.uk

Be sure to read this specification when you design your systems.

FEATURES

- Direct connection to any MIPS R4x00 CPU with a 32-bit SysAD bus
- Direct connection to 32-bit 33 MHz PCI bus, conforming to Rev. 2.1
- Integrated PCI arbiter acting as PCI master or target
- Independent CPU and PCI input clocks
- Internal 'cache' for local memory locations provides greatly enhanced PCI transfer performance for device controllers which are PCI bus initiators
- PCI/local-memory copier for applications requiring bulk data transport
- 16-bit local I/O bus for local ROM and 'slow' peripherals
- High performance SDRAM memory interface using standard PC-100 parts in either 32- or 64-bit arrays, including 100-, 144- or 168- pin DIMMs
- DMA support for faster devices on the local I/O bus, including 'UDMA' transfers as defined in the ATA-4 standard for PC disk drives
- Configurable debug mode
- Glueless support of CPU reset sequence
- Includes useful generic interrupt controller
- Configurable from ROM, pins or PCI bus
- Supports all VR43xx, VR5432 and VR5500 bus modes
- Operating voltage: 3.3 V, 5 V tolerant I/O
- Compact 352-pin 1.27 mm pitch BGA package


ORDERING INFORMATION

Device	Part Number	Package	Operating Frequency
Bonito	μPD65949S1-P00-F6	352 P-BGA	91 MHz

The information contained in this document is released in advance of the production cycle for the device. The parameters for the device may change before final production, or NEC Corporation may, at its own discretion, withdraw the device prior to production.

INTERNAL BLOCK DIAGRAM

Figure In-1: Internal Block Diagram



Remark: The line with two arrows shows data flow.
The line with only one arrow shows control flow.

PIN IDENTIFICATION

AD(31:0)	PCI address/data	$\overline{\text{I}0\text{DEN}}$	I/O bus data buffer enable
$\overline{\text{CBE}}(3:0)$	PCI command/byte enable	IODIR	I/O bus data direction control
CLK	PCI clock	$\overline{\text{I}0\text{Rd}}$	I/O bus read strobe
ClockIn	Clock buffer input	IORDY	I/O channel ready
ClockOut(5:0)	Clock buffer output	$\overline{\text{I}0\text{Wr}}$	I/O bus write strobe
CPUclock	Clock input	$\overline{\text{I}RDY}$	PCI cycle control
$\overline{\text{CPUColdReset}}$	CPU cold reset output	$\overline{\text{I}RQA}$	PCI interrupt request
$\overline{\text{CPUReset}}$	CPU reset output	Isolate	I/O bus isolation from SDRAM
DBA(1:0)	SDRAM bank select	JTCK	JTAG clock
$\overline{\text{DCAS}}$	SDRAM $\overline{\text{CAS}}$ output	JTDI	JTAG data input
DCKE	SDRAM clock enable	JTDO	JTAG data output
$\overline{\text{DCS}}(1:0)\text{H}$	SDRAM chip select	JTMS	JTAG mode select
$\overline{\text{DCS}}(1:0)\text{L}$	SDRAM chip select	$\overline{\text{LOCK}}$	PCI bus lock
DD(31:0)	SDRAM data	ModeClock	Mode configuration clock input
$\overline{\text{DMACK}}$	DMA acknowledge	ModeIn	Mode data output
DMARQ	DMA request	Mux(13:0)	SDRAM address
DDMuxLo	SDRAM multiplexer control	PAR	PCI parity
DDMuxHi	SDRAM multiplexer control	$\overline{\text{PERR}}$	PCI parity error
DDP(3:0)	SDRAM data parity	$\overline{\text{P}Master/Release}$	SysAD bus control
DEVSEL	PCI device select	$\overline{\text{P}Valid/ValidOut}$	SysAD bus control
DQMBLo/Hi	SDRAM byte enable	$\overline{\text{REQ}}(5:0)$	PCI bus request
$\overline{\text{DRAS}}$	SDRAM RAS output	$\overline{\text{RESET}}$	PCI Reset
$\overline{\text{DWE}}$	SDRAM write enable	$\overline{\text{ROMCS}}(1:0)$	ROM chip select
EOK	SysAD bus control	$\overline{\text{SERR}}$	PCI system error
$\overline{\text{E}Valid/ValidIn}$	SysAD bus control	$\overline{\text{STOP}}$	PCI cycle control
$\overline{\text{FRAME}}$	PCI cycle control	SysAD(31:0)	SysAD bus address/data
GND	Ground	SysADC(3:0)	SysAD bus parity
$\overline{\text{GNT}}(5:0)$	PCI bus grant	SysCmd(8:0)	SysAD bus command lines
GPIIn(5:0)	General purpose input	$\overline{\text{SysController}}$	Reset control configuration
GPIO(8:0)	General purpose I/O port	$\overline{\text{SysReset}}$	Reset input
IDSEL	PCI cycle control	$\overline{\text{TRDY}}$	PCI cycle control
Int(1:0)	Interrupt Output	VCCOk	CPU control output
IOA(4:0)	I/O bus address	V _{D5}	PCI power supply
IOCS(3:0)	I/O bus chip select	V _{DD}	Power supply
IOD(15:0)	I/O bus data		

PIN CONFIGURATION

- 352-Pin Plastic BGA (35 x 35 mm) (Top View)

Figure In-2: Pin Configuration




Table In-1: Pin Configuration (1/3)

Pin Number	Pin Name	Pin Number	Pin Name	Pin Number	Pin Name	Pin Number	Pin Name
A1	GND	A23	IOD14	B19	IOD2	U17	AD7
A2	GND	A24	IOD15	B2	IOD5	U18	AD3
A3	CLK	A25	GPIO0	B21	IOD8	U19	AD1
A4	V _{DD}	A26	GND	B22	IOD11	U20	V _{D5}
A5	V _{D5}	B1	$\overline{\text{CBE3}}$	B23	GPIO1	V1	IOD1
A6	AD19	B2	GND	B24	GPIO2	V2	V _{DD}
A7	AD16	B3	GND	B25	GND	V3	IOD7
A8	$\overline{\text{TRDY}}$	B4	AD23	B26	GND	V4	IOD10
A9	$\overline{\text{DEVSEL}}$	B5	AD20	C1	AD24	V5	IOD13
A10	$\overline{\text{PERR}}$	B6	AD18	C2	V _{D5}	V6	GND
A11	$\overline{\text{CBE1}}$	B7	$\overline{\text{CBE2}}$	C3	GND	V7	GPIO3
A12	GND	B8	GND	C4	AD22	V8	GPIO4
A13	AD11	B9	$\overline{\text{STOP}}$	C5	AD21	V9	AD26
A14	GND	B10	$\overline{\text{SERR}}$	C6	AD17	V10	AD25
A15	VD5	B11	AD15	C7	$\overline{\text{FRAME}}$	V11	GND
A16	AD5	B12	AD14	C8	V _{DD}	V12	GND
A17	AD2	B13	AD10	C9	V _{D5}	V13	GND
A18	GND	B14	V _{DD}	C10	PAR	V14	V _{DD}
A19	IOD3	B15	$\overline{\text{CBE0}}$	C11	V _{DD}	V15	$\overline{\text{IRDY}}$
A20	IOD6	B16	AD4	C12	AD13	V16	GND

Table In-1: Pin Configuration (2/3)

Pin Number	Pin Name	Pin Number	Pin Name	Pin Number	Pin Name	Pin Number	Pin Name
A21	IOD9	B17	V _{DD}	C13	AD9	V17	GND
A22	IOD12	B18	IOD0	C14	V _{D5}	V18	V _{D5}
D11	V _{DD}	J1	$\overline{\text{GNT1}}$	R1	MUX11	AA1	DQMBLo
D12	AD12	J2	V _{DD}	R2	MUX10	AA2	DBA0
D13	AD8	J3	$\overline{\text{GNT0}}$	R3	MUX9	AA3	$\overline{\text{DDMuxLo}}$
D14	GND	J4	$\overline{\text{REQ5}}$	R4	MUX8	AA4	V _{DD}
D15	AD6	J23	GND	R23	GND	AA23	V _{DD}
D16	V _{DD}	J24	JTDI	R24	ClockOut4	AA24	$\overline{\text{INT1}}$
D17	GND	J25	$\overline{\text{IOCS1}}$	R25	ClockIn	AA25	SysCmd2
D18	AD0	J26	IODIR	R26	V _{DD}	AA26	$\overline{\text{PMaster}}$
D19	GND	K1	$\overline{\text{GNT3}}$	T1	MUX7	AB1	$\overline{\text{DCAS}}$
D20	IOD24	K2	GND	T2	MUX6	AB2	DCKE
D21	V _{DD}	K3	$\overline{\text{GNT2}}$	T3	MUX5	AB3	$\overline{\text{DDMuxHi}}$
D22	GND	K4	GND	T4	V _{DD}	AB4	V _{DD}
D23	GND	K23	GND	T23	V _{DD}	AB23	SysADC1
D24	GPIO5	K24	$\overline{\text{IODEN}}$	T24	ClockOut5	AB24	SysCmd6
D25	GPIn0	K25	$\overline{\text{ROMCS1}}$	T25	DMARQ	AB25	SysCmd1
D26	GPIO6	K26	$\overline{\text{IOCS2}}$	T26	ModeClock	AB26	SysCmd0
E1	AD29	L1	$\overline{\text{GNT5}}$	U1	MUX4	AC1	DD31
E2	AD28	L2	V _{D5}	U2	GND	AC2	GND
E3	AD27	L3	$\overline{\text{GNT4}}$	U3	MUX3	AC3	DD27
E4	V _{D5}	L4	V _{DD}	U4	MUX2	AC4	GND
E23	GPIn1	L23	V _{DD}	U23	IORDY	AC5	DD21
E24	GPIO7	L24	$\overline{\text{IOCS3}}$	U24	$\overline{\text{SysController}}$	AC6	V _{DD}
E25	GPIn2	L25	$\overline{\text{IORD}}$	U25	Modeln	AC7	DD14
E26	GPIn3	L26	$\overline{\text{ROMCS0}}$	U26	TEST1	AC8	GND
F1	AD31	M1	$\overline{\text{IRQA}}$	V1	$\overline{\text{DCS0H}}$	AC9	DD7
F2	AD30	M2	$\overline{\text{RESET}}$	V2	MUX1	AC10	DD3
F3	V _{DD}	M3	$\overline{\text{LOCK}}$	V3	$\overline{\text{DCS1H}}$	AC11	V _{DD}
F4	V _{DD}	M4	V _{DD}	V4	GND	AC12	GND
F23	V _{DD}	M23	IOA1	V23	TEST2	AC13	GND
F24	GPIO8	M24	$\overline{\text{DMACK}}$	V24	TEST0	AC14	SysAD27
F25	JTCK	M25	IAO0	V25	$\overline{\text{EValid}}$	AC15	SysAD23
F26	SMC	M26	$\overline{\text{IOWR}}$	V26	VCCOk	AC16	V _{DD}
G1	$\overline{\text{REQ2}}$	N1	n.c.	W1	$\overline{\text{DCS0L}}$	AC17	SysAD16
G2	$\overline{\text{REQ1}}$	N2	V _{D5}	W2	$\overline{\text{DCS1L}}$	AC18	GND
G3	$\overline{\text{REQ0}}$	N3	MUX13	W3	DBA1	AC19	SysAD10
G4	GND	N4	GND	W4	MUX0	AC20	SysAD6
G23	GPIn4	N23	ClockOut1	W23	GND	AC21	V _{DD}

Table In-1: Pin Configuration (3/3)

Pin Number	Pin Name	Pin Number	Pin Name	Pin Number	Pin Name	Pin Number	Pin Name
G24	GPIIn5	N24	IOA3	W24	$\overline{\text{CPUReset}}$	AC22	GND
G25	JTRST	N25	ClockOut0	W25	$\overline{\text{EOK}}$	AC23	GND
G26	V _{DD}	N26	IOA2	W26	$\overline{\text{CPUColdReset}}$	AC24	SysCmd5
H1	$\overline{\text{REQ4}}$	P1	do not connect.	Y1	V _{DD}	AC25	TMD2
H2	V _{D5}	P2	IDSEL	Y2	$\overline{\text{DWE}}$	AC26	GND
H3	$\overline{\text{REQ3}}$	P3	MUX12	Y3	DQMBHi	AD1	DD30
H4	GND	P4	V _{D5}	Y4	$\overline{\text{DRAS}}$	AD2	DD29
H23	$\overline{\text{IOCS0}}$	P23	GND	Y23	$\overline{\text{INT0}}$	AD3	GND
H24	JTMS	P24	IOA4	Y24	$\overline{\text{SYSReset}}$	AD4	DD24
H25	Isolate	P25	ClockOut3	Y25	V _{DD}	AD5	DD20
H26	JTDO	P26	ClockOut2	Y26	$\overline{\text{PValid}}$	AD6	DD17
AD7	DD13	AD25	CPUCIk	AE17	GND	AF9	DD4
AD8	DD10	AD26	TMD1	AE18	SysAD12	AF10	DD0
AD9	DD6	AE1	GND	AE19	SysAD8	AF11	DDP2
AD10	DD2	AE2	GND	AE20	SysAD4	AF12	DDP0
AD11	V _{DD}	AE3	DD26	AE21	SysAD2	AF13	SysAD28
AD12	SysAD31	AE4	DD23	AE22	SysADC3	AF14	SysAD24
AD13	SysAD30	AE5	DD19	AE23	SysCmd8	AF15	SysAD20
AD14	SysAD26	AE6	DD16	AE24	SysCmd4	AF16	SysAD17
AD15	SysAD22	AE7	DD12	AE25	GND	AF17	SysAD14
AD16	SysAD19	AE8	DD9	AE26	TMD0	AF18	SysAD11
AD17	SysAD15	AE9	DD5	AF1	GND	AF19	SysAD7
AD18	SysAD13	AE10	DD1	AF2	DD28	AF20	V _{DD}
AD19	SysAD9	AE11	DDP3	AF3	DD25	AF21	SysAD1
AD20	SysAD5	AE12	DDP1	AF4	DD22	AF22	SysADC2
AD21	SysAD3	AE13	SysAD29	AF5	DD18	AF23	SysCmd7
AD22	SysAD0	AE14	SysAD25	AF6	DD15	AF24	SysCmd3
AD23	SysADC0	AE15	SysAD21	AF7	DD11	AF25	GND
AD24	GND	AE16	SysAD18	AF8	DD8	AF26	GND

Table of Contents

INTERNAL BLOCK DIAGRAM 2

PIN IDENTIFICATION 3

PIN CONFIGURATION 4

1. Pin Characteristics 10

1.1 Pin Functions 10

1.2 Pin Status and Recommended Connection Examples 14

2. Electrical Specifications 17

2.1 Absolute Maximum Ratings 17

2.2 General Characteristics 18

2.3 Operating Conditions 19

2.4 DC Characteristics 20

 2.4.1 Clock Parameters 20

 2.4.2 PCI Interface Parameters 22

 2.4.3 GPIO and Interrupt Parameters 23

 2.4.4 Local I/O Bus Interface 24

 2.4.5 SDRAM Interface 26

 2.4.6 SYSAD Bus Interface 28

3. Package Drawing 30

4. Recommended Soldering Conditions 31

5. Revision History 32

List of Figures

Figure In-1:	Internal Block Diagram	2
Figure In-2:	Pin Configuration	4
Figure 2-1:	Clock Waveforms	21
Figure 2-2:	PCI Output Timing	22
Figure 2-3:	PCI Input Timing	23
Figure 2-4:	GPIO and Interrupt Parameters.....	23
Figure 2-5:	Local I/O Bus Timing Parameters.....	25
Figure 2-6:	SDRAM Timing Parameters	27
Figure 2-7:	SysAD Bus Timing Parameters	29
Figure 3-1:	Package Drawing	30

List of Tables

Table In-1:	Pin Configuration	4
Table 1-1:	Pin Function.....	10
Table 1-2:	Pin Status and Recommended Connection Examples.....	14
Table 2-1:	Absolute Maximum Ratings.....	17
Table 2-2:	Capacitance of Interface Block (CB)	18
Table 2-3:	Capacitance of Package (CP)	18
Table 2-4:	Recommended Operating Conditions	19
Table 2-5:	Recommended Operating Range.....	19
Table 2-6:	Clock Parameters	20
Table 2-7:	PCI Interface Parameters.....	22
Table 2-8:	GPIO and Interrupt Parameters.....	23
Table 2-9:	Local I/O Bus Timing Parameters.....	24
Table 2-10:	SDRAM Interface Timing Parameters	26
Table 2-11:	SysAD Bus Timing Parameters	28
Table 4-1:	Soldering Conditions	31

1. Pin Characteristics

1.1 Pin Functions

Table 1-1: Pin Function (1/4)

Pin Name	I/O	Function	Interface
ClockIn	Input	Bonito clock buffer input (only connected to ClockOut (5:0))	Clock buffer signals
ClockOut (5:0)	Output	Low skew clock outputs; each should have only one load; all should have the same track length on the board	
SysAD(31:0)	I/O	MIPS multiplexed bus	CPU interface signals
SysADC(3:0)	I/O	Parity check bits Note 1	
SysCmd(8:0)	I/O	Transfer type code	
$\overline{E}Valid/ValidIn$	Output	Active, when Bonito drives the SysAD bus	
$\overline{P}Valid/ValidOut$	Input	Active, when CPU drives the SysAD bus	
$\overline{E}OK$	Output	CPU cycle flow control Note 2	
$\overline{P}Master/Release$	Input	Active when the CPU stops driving the bus in a read cycle	
CPUClock	Input	Identical to the CPU's master clock	
$\overline{S}ysReset$	Input	Reset for Bonito and other circuits	
$\overline{S}ysController$	Input	Configuration signal; when low, Bonito drives the PCI bus $\overline{R}eset$ signal; when high, PCI bus $\overline{R}eset$ becomes an input and itself resets all functions in Bonito	
$\overline{C}PUColdReset$	Output	Control signal for CPU's $\overline{C}oldReset$ input	
$\overline{C}PUReset$	Output	Control signal for CPU's $\overline{R}eset$ input	
$\overline{V}CCOk$	Output	Control signal for CPU's $\overline{V}CCOk$ input	
ModeClock	Input	Clock input from CPUs that use serial EPROM for configuration data	
Modeln	Output	Data output to CPUs that use serial EPROM for configuration data	

- Notes:**
1. Some MIPS based CPUs do not use parity on the SysAD bus; in these cases SysADC(3:0) can be left open.
 2. For MIPS based CPUs with separate $\overline{R}dRdy$ and $\overline{W}rRdy$ pins $\overline{R}dRdy$ should be held permanently active and $\overline{E}OK$ should be connected to $\overline{W}rRdy$.
 3. If an external PCI arbiter is used $\overline{G}NT0$ serves as Bonito's PCI request signal and $\overline{R}EQ0$ serves as grant signal.
 4. For large memory systems that require an external high-drive register, all shared signals (MUX(13:0), DBA(1:0), $\overline{D}RAS$, $\overline{D}CAS$, $\overline{D}WE$, $\overline{D}CKE$, $\overline{D}CS(1:0)H$ and $\overline{D}CS(1:0)L$) should be passed through the register.
 5. During accesses on the local I/O bus these signals serve partly as address bus.
 6. Normally connected to a zero-delay switch.
 7. These pins are inputs while $\overline{S}ysReset$ is active and can be used to make pre-reset chip configuration settings.
 8. $\overline{R}OMCS1$ is the "default" bootstrap region.

Table 1-1: Pin Function (2/4)

Pin Name	I/O	Function	Interface
$\overline{\text{Int}}(1:0)$	Output	Interrupt outputs to CPU	CPU interface signals
CLK	Input	PCI bus clock	PCI bus signals
AD(31:0)	I/O	PCI address and data	
PAR	I/O	Parity	
$\overline{\text{CBE}}(3:0)$	I/O	PCI cycle type (during address cycle) or byte-enables (during data cycle)	
$\overline{\text{DEVSEL}}$	I/O	PCI device select signal; asserted when a PCI target is accessed	
$\overline{\text{FRAME}}$	I/O	Asserted when PCI initiator starts a transaction	
$\overline{\text{IRDY}}$	I/O	PCI initiator ready signal; asserted when the PCI initiator is in data enable state	
$\overline{\text{STOP}}$	I/O	PCI stop signal; asserted when target signals the initiator to stop the transaction	
$\overline{\text{TRDY}}$	I/O	PCI target ready signal; asserted when the target is in transfer enable state	
$\overline{\text{LOCK}}$	Input	PCI exclusive access control	
$\overline{\text{PERR}}$	I/O	PCI parity error reporting signal	
$\overline{\text{SERR}}$	I/O	PCI general error reporting signal	
$\overline{\text{RESET}}$	I/O	PCI reset signal (see description of $\overline{\text{SysController}}$ signal)	
IDSEL	Input	Indicates incoming PCI configuration cycles	
$\overline{\text{IRQA}}$	I/O	Can be configured as input to Bonito's interrupt controller or as open collector output	
$\overline{\text{REQ}}(5:0)$	Input	PCI bus request signal Note 3	
$\overline{\text{GNT}}(5:0)$	Output	PCI bus grant signal Note 3	
MUX(13:0)	Output	Multiplexed addresses Note 4	SDRAM interface signals
DBA(1:0)	Output	Bank select signals	
DB(31:0)	I/O	SDRAM data bus Note 5	
DDP(3:0)	I/O	Parity/check bits for data bus	
$\overline{\text{DRAS}}$	Output	RAS signal for SDRAM	

- Notes:**
1. Some MIPS based CPUs do not use parity on the SysAD bus; in these cases SysADC(3:0) can be left open.
 2. For MIPS based CPUs with separate $\overline{\text{RdRdy}}$ and $\overline{\text{WrRdy}}$ pins $\overline{\text{RdRdy}}$ should be held permanently active and $\overline{\text{EOK}}$ should be connected to $\overline{\text{WrRdy}}$.
 3. If an external PCI arbiter is used $\overline{\text{GNT0}}$ serves as Bonito's PCI request signal and $\overline{\text{REQ0}}$ serves as grant signal.
 4. For large memory systems that require an external high-drive register, all shared signals (MUX(13:0), DBA(1:0), $\overline{\text{DRAS}}$, $\overline{\text{DCAS}}$, $\overline{\text{DWE}}$, $\overline{\text{DCKE}}$, $\overline{\text{DCS}}(1:0)\text{H}$ and $\overline{\text{DCS}}(1:0)\text{L}$) should be passed through the register.
 5. During accesses on the local I/O bus these signals serve partly as address bus.
 6. Normally connected to a zero-delay switch.
 7. These pins are inputs while $\overline{\text{SysReset}}$ is active and can be used to make pre-reset chip configuration settings.
 8. $\overline{\text{ROMCS1}}$ is the "default" bootstrap region.

Table 1-1: Pin Function (3/4)

Pin Name	I/O	Function	Interface
\overline{DCAS}	Output	CAS signal for SDRAM	SDRAM interface signals
\overline{DWE}	Output	WE signal for SDRAM	
\overline{DCKE}	Output	CKE signal for SDRAM	
$\overline{DCS(1:0)H}$	Output	CS signals two physical banks of SDRAM	
$\overline{DCS(1:0)L}$	Output	CS signals two physical banks of SDRAM	
DQMBLo	Output	Byte enable signal for lower 32-bit half of SDRAM	
DQMBHi	Output	Byte enable signal for upper 32-bit half of SDRAM	
$\overline{DDMuxHi}$	Output	Control signal to multiplex upper half of 64-bit DIMM modules to Bonito's 32-bit SDRAM data bus Note 6	
$\overline{DDMuxLo}$	Output	Control signal to multiplex lower half of 64-bit DIMM modules to Bonito's 32-bit SDRAM data bus Note 6	
IOD(15:0)	I/O	Local bus data lines Note 7	I/O and ROM interface signals
IOA(4:0)	Output	Local bus low order address bits	
Isolate	Output	Control signal to isolate ROM signals from high-speed SDRAM signals	
$\overline{ROMCS(1:0)}$	I/O	Chip select signals for ROM devices Note 8	
$\overline{IOCS(3:0)}$	Output	Chip select signals for I/O devices	
\overline{IORD}	Output	Read strobe signal for ROM and I/O devices	
\overline{IOWR}	Output	Write strobe signal for ROM and I/O devices	
IORDY	Input	I/O channel ready signal	
DMARQ	Input	DMA request signal	I/O bus DMA and IDE support
\overline{DMACK}	Output	DMA acknowledge signal	
IODIR	Output	Direction control signal (high for write)	
\overline{IODEN}	Output	Enable control signal for external data buffer	
GPIO(8:0)	I/O	General purpose programmable I/O ports	Programmable I/O signals
GPIIn(5:0)	Input	Interrupt or general purpose input pins	

Notes:

- Some MIPS based CPUs do not use parity on the SysAD bus; in these cases SysADC(3:0) can be left open.
- For MIPS based CPUs with separate \overline{RdRdy} and \overline{WrRdy} pins \overline{RdRdy} should be held permanently active and \overline{EOK} should be connected to \overline{WrRdy} .
- If an external PCI arbiter is used $\overline{GNT0}$ serves as Bonito's PCI request signal and $\overline{REQ0}$ serves as grant signal.
- For large memory systems that require an external high-drive register, all shared signals (MUX(13:0), DBA(1:0), DRAS, DCAS, DWE, DCKE, DCS(1:0)H and DCS(1:0)L) should be passed through the register.
- During accesses on the local I/O bus these signals serve partly as address bus.
- Normally connected to a zero-delay switch.
- These pins are inputs while $\overline{SysReset}$ is active and can be used to make pre-reset chip configuration settings.
- $\overline{ROMCS1}$ is the "default" bootstrap region.

Table 1-1: Pin Function (4/4)

Pin Name	I/O	Function	Interface
JTCK	Input	JTAG clock input	Programmable I/O signals
JTDI	Input	JTAG data input	
JTDO	Output	JTAG data output	
JTMS	Input	JTAG mode select signal	
GND	Input	Ground	Power and generic signals
V _{DD}	Input	Supply voltage	
V _{D5}	Input	Supply voltage for PCI bus I/Os	
TEST(2:0)	Input	Reserved, leave open	Test pins
TMD(2:0)	Input	Reserved, connect to GND via pull-down	
SMC	Input	Reserved, leave open	

- Notes:**
1. Some MIPS based CPUs do not use parity on the SysAD bus; in these cases SysADC(3:0) can be left open.
 2. For MIPS based CPUs with separate $\overline{\text{RdRdy}}$ and $\overline{\text{WrRdy}}$ pins $\overline{\text{RdRdy}}$ should be held permanently active and $\overline{\text{EOK}}$ should be connected to $\overline{\text{WrRdy}}$.
 3. If an external PCI arbiter is used $\overline{\text{GNT0}}$ serves as Bonito's PCI request signal and $\overline{\text{REQ0}}$ serves as grant signal.
 4. For large memory systems that require an external high-drive register, all shared signals (MUX(13:0), DBA(1:0), DRAS, DCAS, DWE, DCKE, DCS(1:0)H and DCS(1:0)L) should be passed through the register.
 5. During accesses on the local I/O bus these signals serve partly as address bus.
 6. Normally connected to a zero-delay switch.
 7. These pins are inputs while $\overline{\text{SysReset}}$ is active and can be used to make pre-reset chip configuration settings.
 8. $\overline{\text{ROMCS1}}$ is the "default" bootstrap region.

1.2 Pin Status and Recommended Connection Examples

Table 1-2: Pin Status and Recommended Connection Examples (1/3)

Pin Name	I/O	Drive Capacity (mA)	Withstand Voltage (V)	Internal Processing	External Processing	Status during Reset
Clock buffer signals						
Clockin	I		3.3 V			-
ClockOut(5:0)	O	9	3.3 V			
CPU interface signals						
SysAD(31:0)	I/O	6	3.3 V	50 KΩ Pull-up		Hi-Z
SysADC(3:0)	I/O	6	3.3 V	50 KΩ Pull-up		Hi-Z
SysCmd(8:0)	I/O	6	3.3 V	50 KΩ Pull-up		Hi-Z
$\overline{\text{EValid}}/\text{ValidIn}$	O	6	3.3 V			H
$\overline{\text{PValid}}/\text{ValidOut}$	I		3.3 V			-
$\overline{\text{EOK}}$	O	6	3.3 V			H
$\overline{\text{Pmaster}}/\text{Release}$	I		3.3 V	50 KΩ Pull-up		-
$\overline{\text{SysReset}}$	I		5 V TOL			-
$\overline{\text{SysController}}$	I		3.3 V			-
$\overline{\text{CPU Reset}}$	O	6	3.3 V	50 KΩ Pull-down		L
$\overline{\text{VCCOk}}$	O	6	3.3 V	50 KΩ Pull-down		L
$\overline{\text{ModeClock}}$	I		3.3 V	50 KΩ Pull-down		-
$\overline{\text{Modeln}}$	O	6	3.3 V	50 KΩ Pull-down		L
$\overline{\text{Int}}(1:0)$	O	6	3.3 V	50 KΩ Pull-up		H
PCI interface signals						
CLK	I		5 V TOL			-
AD(31:0)	I/O	PCI	5 V TOL			Hi-Z
PAR	I/O	PCI	5 V TOL			Hi-Z
$\overline{\text{CBE}}(3:0)$	I/O	PCI	5 V TOL			Hi-Z
$\overline{\text{DEVSEL}}$	I/O	PCI	5 V TOL			Hi-Z
$\overline{\text{FRAME}}$	I/O	PCI	5 V TOL			Hi-Z
$\overline{\text{IRDY}}$	I/O	PCI	5 V TOL			Hi-Z
$\overline{\text{STOP}}$	I/O	PCI	5 V TOL			Hi-Z
$\overline{\text{TRDY}}$	I/O	PCI	5 V TOL			Hi-Z
$\overline{\text{LOCK}}$	I		5 V TOL			-
$\overline{\text{PERR}}$	I/O	PCI	5 V TOL			Hi-Z
$\overline{\text{SERR}}$	I/O	PCI	5 V TOL			Hi-Z
$\overline{\text{RESET}}$	I/O	PCI	5 V TOL			Hi-Z
$\overline{\text{IDSEL}}$	I		5 V TOL			-
$\overline{\text{IRQA}}$	I/O	PCI	5 V TOL			Hi-Z
$\overline{\text{REQ}}(5:0)$	I		5 V TOL			-
$\overline{\text{GNT}}(5:0)$	O	PCI	5 V TOL			H

Table 1-2: Pin Status and Recommended Connection Examples (2/3)

Pin Name	I/O	Drive Capacity (mA)	Withstand Voltage (V)	Internal Processing	External Processing	Status during Reset
SDRAM interface signals						
MUX(13:0)	O	12	3.3 V			undefined
DBA(1:0)	O	12	3.3 V			undefined
DD(31:0)	I/O	12	3.3 V			Hi-Z
DDP(3:0)	I/O	12	3.3 V			Hi-Z
$\overline{\text{DRAS}}$	O	12	3.3 V			H
$\overline{\text{DCAS}}$	O	12	3.3 V	50 KΩ Pull-up		Hi-Z
$\overline{\text{DWE}}$	O	12	3.3 V			H
DCKE	O	12	3.3 V			H
$\overline{\text{DCS(1:0)H}}$	O	12	3.3 V	50 KΩ Pull-up		Hi-Z
$\overline{\text{DCS(1:0)L}}$	O	12	3.3 V	50 KΩ Pull-up		Hi-Z
DQMBLo	O	12	3.3 V	50 KΩ Pull-up		Hi-Z
DQMBHi	O	12	3.3 V	50 KΩ Pull-up		Hi-Z
$\overline{\text{DDMuxHi}}$	O	12	3.3 V	50 KΩ Pull-up		Hi-Z
$\overline{\text{DDMuxLo}}$	O	12	3.3 V	50 KΩ Pull-up		Hi-Z
I/O and ROM interface signals						
IOD(15:0)	I/O	9	5 V TOL	50 KΩ Pull-down		Hi-Z
IOA(4:0)	O	9	3.3 V			undefined
Isolate	O	6	3.3 V	50 KΩ Pull-down		Hi-Z
$\overline{\text{RomCS(1:0)}}$	I/O	9	5 V TOL	50 KΩ Pull-down		Hi-Z
$\overline{\text{IOCS(3:0)}}$	O	6	3.3 V	50 KΩ Pull-down		Hi-Z
$\overline{\text{IORd}}$	O	9	3.3 V	50 KΩ Pull-down		Hi-Z
$\overline{\text{IOWr}}$	O	9	3.3 V	50 KΩ Pull-down		Hi-Z
IORDY	I		5 V TOL	Schmitt		-
I/O bus DMA and IDE support						
DMARQ	I		5 V TOL	50 KΩ Pull-down		-
$\overline{\text{DMACK}}$	O	9	3.3 V	50 KΩ Pull-down		Hi-Z
IODIR	O	6	3.3 V			L
$\overline{\text{IODEN}}$	O	6	3.3 V	50 KΩ Pull-up		Hi-Z
Programmable IO signals						
GPIO(8:0)	I/O	9	5 V TOL	50 KΩ Pull-down		Hi-Z
GPIn(5:0)	I		5 V TOL	50 KΩ Pull-down		-
JTAG signals						
JTCK	I		3.3 V			-
JTDI	I		3.3 V	50 KΩ Pull-up		-
JTDO	O	6	3.3 V			
JTMS	I		3.3 V	50 KΩ Pull-up		-

Table 1-2: Pin Status and Recommended Connection Examples (3/3)

Pin Name	I/O	Drive Capacity (mA)	Withstand Voltage (V)	Internal Processing	External Processing	Status during Reset
Test pins						
TEST(2:0)	I			pull-down	leave open	
TMD(2:0)	I			-	connect to GND via external pull-down	
SMC	I			pull-up	leave open	

2. Electrical Specifications

2.1 Absolute Maximum Ratings

(T_A = +25°C)

Table 2-1: Absolute Maximum Ratings

Parameter	Symbol	Conditions	Ratings	Unit
Power supply voltage	V _{DD}		-0.5 to +4.6	V
Input voltage	V _I			
LVTTTL input buffer		V _I < V _{DD} + 0.5 V	-0.5 to +4.6	V
LVTTTL input buffer with fail-safe function		V _I < V _{DD} + 0.5 V	-0.5 to +4.6	V
TTL 5 V withstand voltage input buffer		V _I < V _{DD} + 3.0 V	-0.5 to +6.6	V
Output voltage	V _O			
LVTTTL output buffer		V _O < V _{DD} + 0.5 V	-0.5 to +4.6	V
TTL 5 V withstand voltage output buffer		V _O < V _{DD} + 3.0 V	-0.5 to +6.6	V
CMOS 5 V withstand voltage output buffer		V _O < V _{DD} + 3.0 V	-0.5 to +6.6	V
Output current	I _O			
I _{OL} = 1.0 mA			3	mA
I _{OL} = 2.0 mA			7	mA
I _{OL} = 3.0 mA			10	mA
I _{OL} = 6.0 mA			20	mA
I _{OL} = 9.0 mA			30	mA
I _{OL} = 12.0 mA			40	mA
I _{OL} = 18.0 mA			60	mA
I _{OL} = 24.0 mA			75	mA
Storage temperature	T _{stg}		-65 to +150	°C
Operating ambient temperature	T _A		-40 to +85	°C

Caution: Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark: Except for buffers with the fail-safe function, 5 V or 3.3 V must be applied to the I/O pins only after applying the power supply voltage.

2.2 General Characteristics

Table 2-2: Capacitance of Interface Block (C_B)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit					
Input buffer	C _B	V _{DD} = 0 V; T _J = 25°C; f = 1 MHz Unmeasured pins returned to 0 V								
LVTTTL (Normal)			3.25	3.97	pF					
LVTTTL (With Fail-Safe)			2.84	3.48	pF					
5 V withstand voltage			6.25	6.97	pF					
Interface Level		C _B (pF)								
		1 mA	2 mA	3 mA	6 mA	9 mA	12 mA	18 mA	24 mA	
Output buffer/ bi-directional buffer	LVTTTL	MIN.	--	--	3.25	3.25	3.25	3.25	3.25	3.25
		MAX.	--	--	3.97	3.97	3.97	3.97	3.97	3.97
5 V withstand voltage		MIN.	6.25	6.25	6.25	6.25	6.25	6.25	6.25	6.25
		MAX.	6.97	6.97	6.97	6.97	6.97	6.97	6.97	6.97
CMOS 5 V withstand voltage		MIN.	--	--	6.25	6.25	6.25	6.25	6.25	6.25
		MAX.	--	--	6.97	6.97	6.97	6.97	6.97	6.97

- Remarks: 1. V_{DD} = 0 V; T_J = 25°C; f = 1 MHz
 2. Add the capacitance of the input buffer for the bi-directional buffer.

Table 2-3: Capacitance of Package (C_P)

Package	Lead Pitch	Chip Size	C _P (pF)	
Plastic BGA	100	1.27 mm, perimeter	35 x 35 mm	1.3 to 1.5

2.3 Operating Conditions

Table 2-4: Recommended Operating Conditions

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Supply voltage	V_{DD}	3	3.3	3.6	V
5 V Supply voltage	V_{D5}	4.5	5	5.5	V
Ambient temperature	T_A	-40		+85	°C

Table 2-5: Recommended Operating Range

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Supply voltage	V_{DD}		3.0	3.3	3.6	V	
High-level input voltage	V_{IH}	LVTTTL input buffer	2.0		V_{DD}	V	
Low-level input voltage	V_{IL}	LVTTTL input buffer with fail-safe function	0		0.8	V	
Positive trigger voltage	V_P	Schmitt input	1.4		2.4	V	
Negative trigger voltage	V_N		0.8		1.6	V	
Hysteresis voltage	V_H		0.3		1.5	V	
High-level input voltage	V_{IH}	TTL 5 V withstand voltage input buffer	2.0		5.5	V	
Low-level input voltage	V_{IL}		0		0.8	V	
Positive trigger voltage	V_P		Schmitt input	1.4		2.4	V
Negative trigger voltage	V_N			0.8		1.6	V
Hysteresis voltage	V_H			0.3		1.5	V
Input rise time	t_{ri}	Normal input	0		200	ns	
Input fall time	t_{fi}		0		200	ns	
Input rise time	t_{ri}	Schmitt input	0		10	ms	
Input fall time	t_{fi}		0		10	ms	

2.4 DC Characteristics


2.4.1 Clock Parameters

Table 2-6: Clock Parameters

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
CLK clock cycle time	t _{CYCLK}		30		125	ns
CLK clock high-level width	t _{WHCLK}		11			ns
CLK clock low-level width	t _{WLCLK}		11			ns
CLK slew rate		between 0.2 V _{DD} and 0.6 V _{DD}	1		4	ns
ClockIn clock cycle time	t _{CYClockIn}		11			ns
ClockOut0-5 delay	t _{DClockOut}		1.6		4.2	ns
ClockOut0-5 skew					140	ps
CPUClock clock cycle time	t _{CYCPUClock}		11		30	ns
CPUClock high-level width	t _{WHCPUClock}		4.3		-	ns
CPUClock low-level width	t _{WLCPUClock}		3.3	-	-	ns
ModeClock clock cycle time	t _{CYModeclock}	fixed to 256 × CPU Clock cycle time ^{Note}				
ModeClock high-level width	t _{WHModeClock}		3	-	-	CPU clock cycles
ModeClock low-level width	t _{WLModeClock}		3	-	-	CPU clock cycles

Note: t_{CYModeclock} = 256 × t_{CYCPUClock}

Figure 2-1: Clock Waveforms



2.4.2 PCI Interface Parameters

Table 2-7: PCI Interface Parameters

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
AD(31:0) valid delay time (from CLK)	t_{DAD}		2		11.1	ns
AD(31:0) setup time (to CLK)	t_{SAD}		7			ns
AD(31:0) hold time (from CLK)	t_{HAD}		0.04			ns
$\overline{CBE}(3:0)$, \overline{FRAME} , \overline{TRDY} , \overline{IRDY} , \overline{STOP} , \overline{PAR} , \overline{DEVSEL} , \overline{SERR} , \overline{PERR} valid delay time	t_{DCBE}		2		11.1	ns
$\overline{CBE}(3:0)$, \overline{FRAME} , \overline{TRDY} , \overline{IRDY} , \overline{STOP} , \overline{PAR} , \overline{DEVSEL} , \overline{IDSEL} setup time (to CLK)	t_{SCBE}		7			ns
$\overline{CBE}(3:0)$, \overline{FRAME} , \overline{TRDY} , \overline{IRDY} , \overline{STOP} , \overline{PAR} , \overline{DEVSEL} , \overline{IDSEL} hold time (from CLK)	t_{HCBE}		0.04			ns
Reset Active Time after Power stable	-		4			CLK clocks
Reset Active Time after CLK stable	-		4			CLK clocks
$\overline{GNT}(5:0)$ valid delay time (from CLK) ^{Note}	t_{DGNT}		3.0		9.0	ns
$\overline{REQ}(5:0)$ setup time (to CLK) ^{Note}	t_{SREQ}		10			ns
$\overline{REQ}(5:0)$ hold time (from CLK) ^{Note}	t_{HREQ}		0			ns

Note: The REQ/GNT timings are given for Bonito's arbiter being used. In case that Bonito's arbiter is not used, the $\overline{GNT0}$ pin provides the REQ signal and the $\overline{REQ0}$ pin provides the GNT signal, so that the same signal timings apply.

Figure 2-2: PCI Output Timing





Figure 2-3: PCI Input Timing




2.4.3 GPIO and Interrupt Parameters

Table 2-8: GPIO and Interrupt Parameters

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
input level width to detect an interrupt			3			CPU clock cycles
Switching time from level interrupt input to output					3	
Switching time from edge interrupt input to output					5	
GPIO(8:0) and GPIIn (5:0) rise time	t_{RGPIO}		0		200	ns
GPIO(8:0) and GPIIn (5:0) fall time	t_{FGPIO}		0		200	ns
Output level width	software controlled					

Figure 2-4: GPIO and Interrupt Parameters




2.4.4 Local I/O Bus Interface

Table 2-9: Local I/O Bus Timing Parameters

Parameter	Symbol	Conditions	TYP.	Units
Address setup time (IOA valid to $\overline{\text{IOCS}}$ low)	t_{SIOA}		2	T_{iocyc}
Address hold time	t_{HIOA}		1	T_{iocyc}
Read data setup time	t_{SRIOD}		2	T_{iocyc}
Read data hold time	t_{HRIOD}		0	T_{iocyc}
Write data setup time (IOD valid to $\overline{\text{IOCS}}$ low)	t_{SWIOD}		2	T_{iocyc}
Write data hold time	t_{HWIOD}		1	T_{iocyc}
$\overline{\text{IORd}}$ delay time ($\overline{\text{IOCS}}$ low to $\overline{\text{IORd}}$ low)	t_{DIORd}		2	T_{iocyc}
$\overline{\text{IOWr}}$ delay time ($\overline{\text{IOCS}}$ low to $\overline{\text{IOWr}}$ low)	t_{DIOWr}		2	T_{iocyc}
$\overline{\text{IORd}}$ pulse width (low)	ROM cycles	t_{WIORd}	4/7	T_{iocyc}
	I/O cycles	t_{WIORd}	11/26	T_{iocyc}
$\overline{\text{IOWr}}$ pulse width (low)	ROM cycles	t_{WIOWr}	4/7	T_{iocyc}
	I/O cycles	t_{WIOWr}	11/26	T_{iocyc}

Remark: All timings are given in terms of T_{iocyc} which is 2 times the CPU clock period. The $\overline{\text{IORd}}/\overline{\text{IOWr}}$ widths are written as <fast cycle>/<slow cycle> which can be programmed in Bonito's `iodevCfg` register.

Figure 2-5: Local I/O Bus Timing Parameters



2.4.5 SDRAM Interface


Table 2-10: SDRAM Interface Timing Parameters

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
MUX(13:0) clock-to-output delay time	t _{DMUX}	2.0		6.0	ns
DBA(1:0) clock-to-output delay time	t _{DDBA}	2.0		6.0	ns
DD(31:0) clock-to-output delay time	t _{DDD}	3.0		9.6	ns
DD(31:0) output hold time	t _{HDDO}	3.0			ns
DDP(3:0) clock-to-output delay time	t _{DDDP}	3.2		10.0	ns
DDP(3:0) output hold time	t _{HDDPO}	3.2			ns
DD(31:0) input setup time	t _{SDD}	2.1			ns
DD(31:0) input hold time	t _{HDDI}	0			ns
DDP(3:0) input setup time	t _{SDDP}	2.1			ns
DDP(3:0) input hold time	t _{HDDPI}	0			ns
$\overline{\text{DRAS}}$ clock-to-output delay time	t _{DRAS}	3.5		7.5	ns
$\overline{\text{DCAS}}$ clock-to-output delay time	t _{DCAS}	2.5		6.0	ns
$\overline{\text{DWE}}$ clock-to-output delay time	t _{DDWE}	2.5		6.2	ns
$\overline{\text{DCS}}(1:0)\text{L}/\text{H}$ clock-to-output delay time	t _{DDCS}	2.0		6.0	ns
DQMBLo/Hi clock-to-output delay time	t _{DDQM}	2.1		7.7	ns
DDMuxLo/Hi clock-to-output delay time	t _{DDMux}	1.5		4.8	ns
RD/WR to RD/WR command		1			clocks
Mode register set to ACT command		3			clocks
WR to output data		0			clocks
DQM to WR data mask		0			clocks
Last read/write data cycle to PRE command		1			clocks
ACT to REF/ACT command period (Operation)		7			clocks
REF to REF/ACT command period (Refresh)		9			clocks
ACT to PRE command period		5			clocks
PRE to ACT command period		2			clocks
ACT to READ/WRITE command		2			clocks
ACT (one) to ACT (another) command period		7			clocks
Refresh time		6.825 μs @ 91 MHz			

Remark: Bonito meets the PC100-222 SDRAM specification at its sign-off speed of 91 MHz. [222 means CAS latency = 2, ACT to CMD = 2, PRE to ACT = 2]. All PC133 SDRAMs meet PC100-222 when run @100 MHz and they have a much better loading specification on the control signals - RAS, CAS, MUXADDR etc.

Bonito only supports a CAS latency of 2.

Figure 2-6: SDRAM Timing Parameters




2.4.6 SYSAD Bus Interface

Table 2-11: SysAD Bus Timing Parameters

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
SysAD(31:0), SysADC(3:0), SysCmd (8:0) output delay time	t_{DSysAD}	1.7		5.6	ns
SysAD(31:0), SysADC(3:0), SysCmd (8:0) input setup time	t_{SSysAD}	3.4			ns
SysAD(31:0), SysADC(3:0), SysCmd (8:0) input hold time	t_{HSysAD}	0			ns
$\overline{EValid}/\overline{ValidIn}$ output delay time	$t_{DEValid}$	1.8		6.0	ns
$\overline{PValid}/\overline{ValidOut}$ input setup time	$t_{SPValid}$	3.4			ns
$\overline{PValid}/\overline{ValidOut}$ input hold time	$t_{HPValid}$	0			ns
\overline{EOK} output delay time	t_{DEOK}	1.7		5.6	ns
$\overline{PMaster}/\overline{Release}$ input setup time	$t_{SPMaster}$	3.4			ns
$\overline{PMaster}/\overline{Release}$ input hold time	$t_{HPMaster}$	0			ns
$\overline{SysReset}$ input hold time	$t_{HSysReset}$	3			CPU clocks
Modeln output delay time	$t_{DModeln}$	4.0		15	ns
$\overline{CPUReset}$ output delay time	$t_{DCPURreset}$	1.7		4.9	ns
$\overline{CPUColdReset}$ output delay time	$t_{DCPUColdReset}$	1.9		5.2	ns

Remark: \overline{VCCOk} and $\overline{Int}(1:0)$ are async outputs; $\overline{SYSReset}$ and $\overline{SYSController}$ are async inputs. $\overline{SysController}$ has to be setup before $\overline{SysReset}$ disasserts.


Figure 2-7: SysAD Bus Timing Parameters



3. Package Drawing

Figure 3-1: Package Drawing

352-PIN PLASTIC BGA (35x35)



NOTE

Each ball centerline is located within φ0.3 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	35.0±0.2
B	30.0
C	30.0
D	35.0±0.2
E	1.62
F	1.27 (T.P.)
G	0.6±0.1
H	0.56
I	1.73±0.15
J	2.33±0.25
K	0.15
L	φ0.75±0.15
M	0.3
P	C4.0
R	30°
S	2.5

S352S1-127-F6-3

4. Recommended Soldering Conditions

Solder this product under the following recommended conditions.

For details of the recommended soldering conditions, refer to information document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended, consult NEC.

Table 4-1: Soldering Conditions

Soldering Method	Soldering Condition	Symbol Code of Recommended Soldering Condition
Infrared reflow	Package peak temperature: 230°C Time of temperature higher than 210°C: 30 seconds max. Number of reflows: 3 max. Number of storage days after opening of dry pack: 3 Note	IR30-203-3
VPS	Package peak temperature: 215°C Time of temperature higher than 200°C: 40 seconds max. Number of reflows: 3 max. Number of storage days after opening of dry pack: 3 Note	VP15-203-3

Note: The number of days refers to storage at 25°C, 65% RH MAX after the dry pack has been opened. After that, prebaking is necessary at 125°C for 20 hours (min.), 72 hours (max.).

Caution: Do not use two or more soldering methods in combination (except partial heating method).

5. Revision History

Version	Date	Author	Remarks

NOTES FOR CMOS DEVICES**① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS**

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

VR Series, VR4300, VR4305, VR4310, VR5432, and VR5500 are trademarks of NEC Corporation. MIPS is a registered trademark of MIPS group, a division of Silicon Graphics Inc. All other brand names or product names are the property of their respective holders.

The related documents in this publication may include preliminary versions. However, preliminary versions are not marked as such.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

The information in this document is current as of 20.02.2002. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information. No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document. NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others. Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information. While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features. NEC semiconductor products are classified into the following three quality grades: "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.

"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.

"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).

"Specific": Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc.

If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

- Notes:** (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)

Santa Clara, California
 Tel: 408-588-6000
 800-366-9782
 Fax: 408-588-6130
 800-729-9288

NEC Electronics (Europe) GmbH

Duesseldorf, Germany
 Tel: 0211-65 03 01
 Fax: 0211-65 03 327

- Branch The Netherlands
 Eindhoven, The Netherlands
 Tel: 040-244 58 45
 Fax: 040-244 45 80

- Branch Sweden
 Taebby, Sweden
 Tel: 08-63 80 820
 Fax: 08-63 80 388

NEC Electronics (France) S.A.

Vélizy-Villacoublay, France
 Tel: 01-3067-58-00
 Fax: 01-3067-58-99

**NEC Electronics (France) S.A.
 Representación en España**

Madrid, Spain
 Tel: 091-504-27-87
 Fax: 091-504-28-60

NEC Electronics Italiana S.R.L.

Milano, Italy
 Tel: 02-66 75 41
 Fax: 02-66 75 42 99

NEC Electronics (UK) Ltd.

Milton Keynes, UK
 Tel: 01908-691-133
 Fax: 01908-670-290

NEC Electronics Hong Kong Ltd.

Hong Kong
 Tel: 2886-9318
 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.

Seoul Branch
 Seoul, Korea
 Tel: 02-528-0303
 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd.

Novena Square, Singapore
 Tel: 253-8311
 Fax: 250-3583

NEC Electronics Taiwan Ltd.

Taipei, Taiwan
 Tel: 02-2719-2377
 Fax: 02-2719-5951

NEC do Brasil S.A.

Electron Devices Division
 Guarulhos-SP, Brasil
 Tel: 11-6462-6810
 Fax: 11-6462-6829

J01.2

Facsimile Message

From:

Name

Company

Tel.

FAX

Address

Although NEC has taken all possible steps to ensure that the documentation supplied to our customers is complete, bug free and up-to-date, we readily accept that errors may occur. Despite all the care and precautions we've taken, you may encounter problems in the documentation. Please complete this form whenever you'd like to report errors or suggest improvements to us.

Thank you for your kind support.

North America

NEC Electronics Inc.
Corporate Communications Dept.
Fax: +1-800-729-9288
+1-408-588-6130

Hong Kong, Philippines, Oceania

NEC Electronics Hong Kong Ltd.
Fax: +852-2886-9022/9044

Asian Nations except Philippines

NEC Electronics Singapore Pte. Ltd.
Fax: +65-250-3583

Europe

NEC Electronics (Europe) GmbH
Market Communication Dept.
Fax: +49-211-6503-274

Korea

NEC Electronics Hong Kong Ltd.
Seoul Branch
Fax: +82-2-528-4411

Japan

NEC Semiconductor Technical Hotline
Fax: +81- 44-435-9608

South America

NEC do Brasil S.A.
Fax: +55-11-6462-6829

Taiwan

NEC Electronics Taiwan Ltd.
Fax: +886-2-2719-5951

I would like to report the following error/make the following suggestion:

Document title: _____

Document number: _____ Page number: _____

If possible, please fax the referenced page or drawing.

Document Rating	Excellent	Good	Acceptable	Poor
Clarity	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Technical Accuracy	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Organization	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>