

MOS INTEGRATED CIRCUIT

μ PD17P709A

4-BIT SINGLE-CHIP MICROCONTROLLER WITH DEDICATED HARDWARE FOR DIGITAL TUNING SYSTEM

DESCRIPTION

The μ PD17P709A is produced by replacing the on-chip mask ROM of the μ PD17704A, 17705A, 17707A, 17708A, and 17709A with a one-time PROM.

The μ PD17P709A allows programs to be written once, so the μ PD17P709A is suitable for preproduction in μ PD17704A, 17705A, 17707A, 17708A, or 17709A system development or low-volume production.

When reading this document, also refer to the publications on the μ PD17704A, 17705A, 17707A, 17708A, or 17709A.

The electrical characteristics (including power supply current) and PLL analog characteristics of the μ PD17P709A differ from those of the μ PD17P09A, 17705A, 17707A, 17708A, and 17709A. In high-volume application set production, be sure to carefully check these differences.

FEATURES

- Compatible with the μPD17704A, 17705A, 17707A, 17708A, and 17709A
- On-chip one-time PROM: 32 KB (16384 \times 16 bits)
- Supply voltage: VDD = 5 V ±10%

ORDERING INFORMATION

 Part Number	Package
μPD17P709AGC-3B9	80-pin plastic QFP (14 × 14)

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.



FUNCTIONAL OUTLINE

			I				(1/2
Part Number Item		μPD17704A	μPD17705A	μPD17707A	μPD17708A	μPD17709A	μPD17P709A
Program men	mory (ROM)	8192 × 16 bits (mask ROM)	12288 × 16 (mask ROM		16384 × 16 (mask ROM)		16384 × 16 bits (one-time PROM)
General-purpo	se data memory (RAM)	672 × 4 bits		1120 × 4 bit	S	1176 × 4 bi	ts
Instruction ex	recution time	1.78 μ s (with	fx = 4.5 MHz	crystal oscilla	tor)		
General-purp	ose ports	I/O ports:Input ports:Output port					
Stack levels		Address stateInterrupt stateDBF stack:	ack: 4 levels	s (can be manip	oulated via sc	oftware)	
Interrupts		External: 6Internal: 6	•	0 0	•	,	
Timer		 5 channels Basic timer (clock: 10, 20, 50, 100 Hz): 1 channel 8-bit timer with gate counter (clock: 1 k, 2 k, 10 k, 100 kHz): 1 channel 8-bit timer (clock: 1 kHz, 2 kHz, 10 kHz, 100 kHz): 2 channels 8-bit timer multiplexed with PWM (clock: 440 Hz, 4.4 kHz): 1 channel 					
A/D converte	r	8 bits × 6 channels (hardware mode and software mode selectable)					
D/A converte	r (PWM)	3 channels (8-bit or 9-bit resolution selectable by software) Output frequency: 4.4 kHz, 440 Hz (with 8-bit PWM selected) 2.2 kHz, 220 Hz (with 9-bit PWM selected)					
Serial interfac	ce	2 units (3 channels) • 3-wire serial I/O: 2 channels • 2-wire serial I/O/I ² C bus: 1 channel					
PLL	Division mode	Direct division mode (VCOL pin (MF mode): 0.5 to 3 MHz) Pulse swallow mode (VCOL pin (HF mode): 10 to 40 MHz) (VCOH pin (VHF mode): 60 to 130 MHz)					
	Reference frequency	13 types sele	ctable (1, 1.2	5, 2.5, 3, 5, 6.	25, 9, 10, 12.	5, 18, 20, 25	50 kHz)
	Charge pump	Two error-out output pins (EO0, EO1)					
	Phase comparator	Unlock status detectable by program					
Intermediate frequency counter		Intermediate frequency (IF) measurement P1C0/FMIFC pin: 10 to 11 MHz in FMIF mode 0.4 to 0.5 MHz in AMIF mode P1C1/AMIFC pin: 0.4 to 0.5 MHz in AMIF mode External gate width measurement P2A1/FCG1, P2A0/FCG0 pin					
BEEP output		2 pins Output frequency: 1 kHz, 3 kHz, 4 kHz, 6.7 kHz (BEEP0 pin) 67 Hz, 200 Hz, 3 kHz, 4 kHz (BEEP1 pin)					


(2/2)

Part Number Item	μPD17704A	μPD17705A	μPD17707A	μPD17708A	μPD17709A	μPD17P709A
Reset	Reset by R Watchdog to	 Power-on reset (on power application) Reset by RESET pin Watchdog timer reset Can be set only once on power application: 65536 instructions, 131072 instructions, or no-use 				
	 Stack pointer overflow/underflow reset Can be set only once on power application: interrupt stack or address selectable CE reset (CE pin low → high level) CE reset delay timing can be set. 				ldress stack	
Standby	Power failure detection function Clock stop mode (STOP) Halt mode (HALT)					
Supply voltage	 PLL operation: V_{DD} = 4.5 to 5.5 V CPU operation: V_{DD} = 3.5 to 5.5 V 					
Package	80-pin plastic	QFP (14 × 14	1)			


PIN CONFIGURATION (TOP VIEW)

80-pin plastic QFP (14 \times 14) μ PD17P709AGC-3B9

(1) Normal operation mode



(2) PROM programming mode



Note Connect to the same potential as VDD.

Caution The items in parentheses indicate the processing of pins not used in the PROM programming mode.

L: Independently connect to GND via a resistor (470 Ω)

H: Independently connect each pin to V_{DD} via a resistor (470 Ω)

OPEN: Leave open.

NEC μ**PD17P709A**

RESET:

PIN NAMES

AD0 to AD5: A/D converter input

AMIFC: AM frequency counter input

BEEP0, BEEP1: BEEP output CE: Chip enable

CLK: Address update clock input

D0 to D7: Data I/O

EO0, EO1: Error-out output

FCG0, FGC1: Frequency counter gate input FM frequency counter input FMIFC:

GND0 to GND2: Ground 0 to 2

INT0 to INT4: External interrupt input MD0 to MD3: Operation mode selection

PWM0 to PWM2: D/A converter output

P0A0 to P0A3: Port 0A P0B0 to P0B3: Port 0B

P0C0 to P0C3: Port 0C P0D0 to P0D3: Port 0D

P1A0 to P1A3: Port 1A Port 1B P1B0 to P1B3:

P1C0 to P1C3: Port 1C

P1D0 to P1D3: Port 1D P2A0 to P2A2: Port 2A

P2B0 to P2B3: Port 2B P2C0 to P2C3: Port 2C P2D0 to P2D2: Port 2D P3A0 to P3A3: Port 3A P3B0 to P3B3: Port 3B P3C0 to P3C3: Port 3C

P3D0 to P3D3: Port 3D REG: CPU regulator

SCK0, SCK1: 3-wire serial clock I/O 2-wire serial clock I/O SCL: SDA: 2-wire serial data I/O SI0, SI1: 3-wire serial data input SO0, SO1: 3-wire serial data output

Reset input

TEST: Test input

TM0G: Timer 0 gate input


VCOH: Local oscillation high input VCOL: Local oscillation low input

VDDO. VDD1: Power supply

VPP: Program voltage application

XIN, XOUT: Main clock oscillation

BLOCK DIAGRAM



Remark Pins in parentheses are used in PROM programming mode.

CONTENTS

1.	PIN F	UNCTIONS	g
	1.1	Pin Function List	9
	1.2	PROM Programming Mode	13
	1.3	Equivalent Circuits of Pins	14
	1.4	Connections of Unused Pins	19
	1.5	Cautions on Using CE, INT0 to INT4, and RESET Pins	
		(Only in Normal Operation Mode)	21
	1.6	Cautions on Using TEST Pin (Only in Normal Operation Mode)	21
2.	ONE-	TIME PROM (PROGRAM MEMORY) WRITE, READ, AND VERIFY	22
	2.1	Operation Modes for Program Memory Write, Read and Verify	23
	2.2	Program Memory Write Procedure	24
	2.3	Program Memory Read Procedure	25
3.	ELEC	TRICAL SPECIFICATIONS	.26
4.	PACK	AGE DRAWING	.31
5.	RECO	MMENDED SOLDERING CONDITIONS	.32
ΑF	PEND	X DEVELOPMENT TOOLS	. 33



1. PIN FUNCTIONS

1.1 Pin Function List

Pin No.	Symbol	Function				Output Form	
1 41 42	INT2 INT1 INT0	Edge-detectable v specified.	Edge-detectable vectored interrupt input pins. Rising or falling edge can be specified.				
2 3 4 5	P1A3/INT4 P1A2/INT3 P1A1 P1A0/TM0G	Port 1A multiplexed with external interrupt request signal input and event signal input pins. • P1A3 to P1A0 • 4-bit input port • INT4, INT3 • Edge-detectable vectored interrupt • TM0G • Input for gate of 8-bit timer 0			_		
			After reset		With clock stopped		
		Power-on reset	WDT&SP reset	CE reset			
		Input (P1A3 to P1A0)	Input (P1A3 to P1A0)	Retained	Retained		
6 I	P3A3	4-bit I/O port. Input or output can be specified in 4-bit units.					
9	P3A0	P3A0 After reset With cl		With clock stopped			
		Power-on reset	WDT&SP reset	CE reset			
		Input	Input	Retained	Retained		
10 	P3B3	4-bit I/O port. Input or output car	n be specified in 4-b	it units.		CMOS push-pull	
13	P3B0	3B0 After reset		With clock stopped			
		Power-on reset	WDT&SP reset	CE reset			
		Input	Input	Retained	Retained		
14 15 16	P2A2 P2A1/FCG1 P2A0/FCG0	• P2A2 to P2A0 • 3-bit I/O port	d with external gate			CMOS push-pull	
	Input for external gate counter						
			After reset	1	With clock stopped		
		Power-on reset	WDT&SP reset	CE reset			
		Input (P2A2 to P2A0)	Input (P2A2 to P2A0)	Retained (P2A2 to P2A0)	Retained (P2A2 to P2A0)		

Data Sheet U15723EJ1V0DS



Pin No.	Symbol		Functio	n		Output Form
17 18 I 20	P1B3 P1B2/PWM2 I P1B0/PWM0	Port 1B multiplexed with D/A converter output pins. P1B3 to P1B0 4-bit output port PWM2 to P2M0 8- or 9-bit D/A converter output			N-ch open-drain (12 V withstanding voltage)	
	After reset With clock stoppe			With clock stopped		
		Power-on reset	WDT&SP reset	CE reset		
		Outputs low level (P1B3 to P1B0)	Outputs low level (P1B3 to P1B0)	Retained	Retained (P1B3 to P1B0)	
21 33 75	GND2 GND1 GND0	Ground				_
22 25	P0D3/AD3 I P0D0/AD0	Port 0D multiplexed with A/D converter input pins P0D3 to P0D0 4-bit input port Pull-down resistors can be connected in 1-bit units. AD3 to AD0 Analog input of A/D converter with 8-bit resolution				-
			After reset		With clock stopped	
		Power-on reset	WDT&SP reset	CE reset		
		Input with pull-down resistor (P0D3 to P0D0)	Input with pull-down resistor (P0D3 to P0D0)	Retained	Retained	
26 27 28 29	27 P1C2/AD4 • P1C3 to P1C0 28 P1C1/AMIFC • 4-bit input port				er input pins.	-
After reset With clock			With clock stopped			
		Power-on reset Input (P1C3 to P1C0)	WDT&SP reset Input (P1C3 to P1C0)	CE reset P1C3/AD5, P1C2/AD4 Retained P1C1/AMIFC, P1C0/FMIFC Input (P1C1, P1C0)	• P1C3/AD5, P1C2/AD4 Retained • P1C1/AMIFC, P1C0/FMIFC Input (P1C1, P1C0)	



Pin No.	Symbol		Functio	n		Output Form	
30 79	Vdd1 Vdd0	With CPU andWith CPU ope	Power supply. Supply the same voltage to these pins. • With CPU and peripheral function operating: 4.5 to 5.5 V • With CPU operating: 3.5 to 5.5 V • With clock stopped: 2.2 to 5.5 V				
31 32	VCOL	VCOH Active with VF VCOL Active with HF Because the input	Active with VHF mode selected by program; otherwise, pulled down.				
34 35	EO0 EO1	frequency of local	Output from charge pump of PLL frequency synthesizer. Outputs the divided frequency of local oscillation and the result of comparison of the phase difference of the reference frequency.				
			After reset	I	With clock stopped		
		Power-on reset High-impedance	WDT&SP reset High-impedance	CE reset High-impendance	High-impedance		
36	TEST	output Test input pin.	output	output	output		
36	1231	Be sure to connect	-				
37 38 39 40	P1D3 P1D2 P1D1/BEEP1 P1D0/BEEP0	Port 1D and BEEP output. P1D3 to P1D0 4-bit I/O port				CMOS push-pull	
			After reset		With clock stopped		
		Power-on reset	WDT&SP reset	CE reset			
		Input (P1D3 to P1D0)	Input (P1D3 to P1D0)	Retained (P1D3 to P1D0)	Retained (P1D3 to P1D0)		
43 	P2B3	4-bit I/O port. Input or output car	be specified in 1-bi	t units.		CMOS push-pull	
46	P2B0		After reset		With clock stopped		
		Power-on reset	WDT&SP reset	CE reset			
		Input	Input	Retained	Retained		
47 	P3C3	4-bit I/O port. Input or output can be specified in 4-bit units.				CMOS push-pull	
50	P3C0		After reset		With clock stopped		
		Power-on reset	WDT&SP reset	CE reset			
		Input	Input	Retained	Retained		

Data Sheet U15723EJ1V0DS 11



Pin No.	Symbol		Output Form					
51 	P3D3	4-bit I/O port. Input or output can	be specified in 4-bi	t units.		CMOS push-pull		
54	P3D0		After reset With clock stopped					
		Power-on reset	WDT&SP reset	CE reset				
		Input	Input	Retained	Retained			
55 	P2C3	4-bit I/O port. Input or output can	be specified in 4-bi	t units.		CMOS push-pull		
58	P2C0		After reset		With clock stopped			
		Power-on reset	WDT&SP reset	CE reset				
		Input	Input	Retained	Retained			
59 	P0C3	4-bit I/O port. Input or output can	be specified in 4-bi	t units.		CMOS push-pull		
62	P0C0		After reset		With clock stopped			
		Power-on reset	WDT&SP reset	CE reset				
		Input	Input	Retained	Retained			
63 64	P0A3/DSA P0A2/SCL	• P0A3 to P0A0	Ports P0A and P0B are multiplexed with I/O of serial interface. N-ch					
65 66 67 68 69 70	P0A1/SCK0 P0A0/SO0 P0B3/SI0 P0B2/SCK1 P0B1/SO1 P0B0/SI1	4-bit I/O port CMOS CMOS				CMOS push-pull		
71 73	P2D2 P2D0	P0B3 to P0B0 P0B3 to P0B0 P0B3 to P0B0 P0B3 to P0B0 3-bit I/O port. Input or output can be specified in 1-bit units.			CMOS push-pull			
/3	1.500		After reset		With clock stopped			
		Power-on reset	WDT&SP reset	CE reset				
		Input	Input	Retained	Retained			



Pin No.	Symbol	Function	Output Form
74	REG	CPU regulator. Connect this pin to GND via 0.1 μ F capacitor.	-
76 77	Xout Xin	Ground pins of crystal resonator.	-
78	CE	 Device operation selection, CE reset, and interrupt signal input pin. Device operation selection When CE is high, the PLL frequency synthesizer can operate. When CE is low, the PLL frequency synthesizer is automatically disabled internally. CE reset When CE goes high, the device is reset at the rising edge of the internal basic timer setting pulse. This pin also has a reset timing delay function. Interrupt A vectored interrupt occurs at the falling edge of this pin. 	-
80	RESET	Reset input	_


1.2 PROM Programming Mode

Pin No.	Symbol	Function	Output Form
26	MD3	Input for operating mode selection for program memory write, read, or	_
1	I	verify.	
29	MD0		
21	GND2	Ground	_
33	GND1		
75	GND0		
36	VPP	Pin to which program voltage is applied during program memory write, read, or verify. +12.5 V is applied.	_
30	V _{DD} 1	Power supply pins. +6 V is applied during program memory write, read, or	_
79	V _{DD} 0	verify.	
51	D7	8-bit data I/O for program memory write, read, or verify	CMOS push-pull
1	I		
58	D0		
77	CLK	Clock input for address updating during program memory write, read, or verify	_

Remark The pins other than those listed above are not used in PROM programming mode. For the handling of the unused pins, see **PIN CONFIGURATION (2) PROM programming mode**.


1.3 Equivalent Circuits of Pins

```
(1) POA (POA1/SCKO, POA0/SOO)
POB (POB3/SIO, POB2/SCK1, POB1/SO1, POB0/SI1)
POC (POC3, POC2, POC1, POC0)
P1D (P1D3, P1D2, P1D1/BEEP1, P1D0/BEEP0)
P2A (P2A2, P2A1/FCG1, P2A0/FCG0)
P2B (P2B3, P2B2, P2B1, P2B0)
P2C (P2C3, P2C2, P2C1, P2C0)
P2D (P2D2, P2D1, P2D0)
P3A (P3A3, P3A2, P3A1, P3A0)
P3B (P3B3, P3B2, P3B1, P3B0)
P3C (P3C3, P3C2, P3C1, P3C0)
P3D (P3D3, P3D2, P3D1, P3D0)
```




Note This is an internal signal that is output when the clock stop instruction is executed. Its circuit is designed not to increase the current consumption due to noise even if it is floated.

(2) P0A (P0A3/SDA, P0A2/SCL) (I/O)




Note This is an internal signal that is output when the clock stop instruction is executed. Its circuit is designed not to increase the current consumption due to noise even if it is floated.

(3) P1B (P1B3, P1B2/PWM2, P1B1/PWM1, P1B0/PWM0) (output)




(4) P0D (P0D3/AD3, P0D2/AD2, P0D1/AD1, P0D0/AD0) (input)




Note This is an internal signal that is output when the clock stop instruction is executed. Its circuit is designed not to increase the current consumption due to noise even if it is floated.


(5) P1A (P1A1) (input)




(6) P1C (P1C3/AD5, P1C2/AD4) (input)




(7) P1C (P1C1/AMIFC, P1C0/FMIFC) (input)




(8) CE $\overline{\text{RESET}}$ INT0, INT1, INT2 P1A (P1A3/INT4, P1A2/INT3, P1A0/TM0G) (Schmitt-triggered input)




(9) XOUT (output), XIN (input)



(10) EO1, EO0 (output)



(11) VCOH, VCOL (input)





1.4 Connections of Unused Pins

It is recommended to connect unused pins as follows.

Table 1-1. Connections of Unused Pins

(1/2)

Pin Name		I/O Mode	Recommended Connection
Port pin	P0D3/AD3 to P0D0/AD0	Input	Independently connect to GND via a resistor Note 1.
	P1C3/AD5		
	P1C2/AD4		
	P1C1/AMIFCNote 2		Set to port mode and individually connect to VDD or GND
	P1C0/FMIFCNote 2		via a resistor ^{Note 1} .
	P1A3/INT4		Independently connect to GND via a resistor Note 1.
	P1A2/INT3		
	P1A1		
	P1A0/TM0G		
	P1B3	N-ch open-drain	Set to low-level output by software and leave open.
	P1B2/PWM2 to P1B0/PWM0	output	
	P0A3/SDA	I/ONote 3	Set to general-purpose input port mode by software and
	P0A2/SCL		independently connect to VDD or GND via a resistor Note 1.
	P0A1/SCK0		
	P0A0/SO0		
	P0B3/SI0		
	P0B2/SCK1		
	P0B1/SO1		
	P0B0/SI1		
	P0C3 to P0C0		
	P1D3		
	P1D2		
	P1D1/BEEP1		
	P1D0/BEEP0		
	P2A2		
	P2A1/FCG1		
	P2A0/FCG0		
	P2B3 to P2B0		
	P2C3 to P2C0		
	P2D2 to P2D0		

- Notes 1. If a pin is externally pulled up (connected to VDD via a resistor) or pulled down (connected to GND via a resistor) with a high resistance, the pin almost enters a high-impedance state, increasing the current (through-current) consumption of the port. Generally, the resistance of a pull-up or pull-down resistor is several 10 k Ω , although it depends on the application circuit.
 - 2. Do not set these pins as AMIFC and FMIFC pins; otherwise, the current consumption will increase.
 - 3. The I/O ports are set in the general-purpose input port mode at power-on reset, when reset by the RESET pin, or when reset by an overflow or underflow of the watchdog timer or the stack.

Table 1-1. Connections of Unused Pins

(2/2)

	Pin Name	I/O Mode	Recommended Connection
Port pin	P3A3 to P3A0	I/ONote 2	Set in general-purpose input port mode by software and
	P3B3 to P3B0		independently connect to VDD or GND via a resistor Note 1.
	P3C3 to P3C0		
	P3D3 to P3D0		
Non-port	CE	Input	Connect to V _{DD} via a resistor ^{Note 1} .
pins	EO1	Output	Leave open.
	EO0		
	INT0 to INT2	Input	Independently connect to GND via a resistor Note 1.
	RESET	Input	Connect to V _{DD} via a resistor ^{Note 1} .
	TEST	-	Directly connect to GND.
	VCOH	Input	Disable PLL via software and leave open.
	VCOL		

- Notes 1. If a pin is externally pulled up (connected to VDD via a resistor) or pulled down (connected to GND via a resistor) with a high resistance, the pin almost enters a high-impedance state, increasing the current (through-current) consumption of the port. Generally, the resistance of a pull-up or pull-down resistor is several 10 k Ω , although it depends on the application circuit.
 - 2. The I/O ports are set in the general-purpose input port mode at power-on reset, when reset by the RESET pin, or when reset by an overflow or underflow of the watchdog timer or the stack.



1.5 Cautions on Using CE, INT0 to INT4, and RESET Pins (Only in Normal Operation Mode)


The CE, INT0 to INT4, and $\overline{\text{RESET}}$ pins have a function to set a test mode in which the internal operations of the $\mu\text{PD17P709A}$ are tested (IC test), in addition to the functions listed in **1.1 Pin Function List**.

When a voltage exceeding V_{DD} is applied to any of these pins, the device is set in the test mode. If a noise exceeding V_{DD} is superimposed during normal operation, therefore, the test mode is set by mistake, affecting the normal operation.


Especially if the wiring length of pins is too long, noise is superimposed on these pins. In consequence, the above problem occurs.

Therefore, keep the wiring length as short as possible to prevent noise from being superimposed. If superimposition of noise is unavoidable, connect an external component as illustrated below to suppress the noise.

 Connect a diode with a low V_F between the pin and V_{DD}.




Connect a capacitor between the pin and VDD.



1.6 Cautions on Using TEST Pin (Only in Normal Operation Mode)

When V_{DD} is applied to the TEST pin, the device is set in the test mode or program memory write/verify mode. Therefore, be sure to keep the wiring length of this pin as short as possible, and directly connect it to the GND pin.

If the wiring length between the TEST pin and GND pin is too long, or if external noise is superimposed on the TEST pin, generating a potential difference between the TEST pin and GND pin, your program may not run normally.



2. ONE-TIME PROM (PROGRAM MEMORY) WRITE, READ, AND VERIFY

The μ PD17P709A includes a 16,384 \times 16-bit one-time PROM program memory. In normal operation, this PROM is accessed in 16-bit word units. During program memory write, read, and verify, the PROM is accessed in 8-bit word units. The higher 8 bits of a 16-bit word are located at an even-numbered address, and the lower 8 bits are located at an odd-numbered address.

The pins used for the write, read, and verify operations of this one-time PROM are listed in Table 2-1. Clock input from the CLK pin, instead of address input, is used for updating addresses.

Table 2-1. Pins Used for Program Memory Write, Read, and Verify

Pin Name	Function
VPP	Program voltage application (+12.5 V)
CLK	Address update clock input
MD0 to MD3	Operation mode selection
D0 to D7	8-bit data I/O
VDDO, VDD1	Supply voltage application (+6 V)

The specified PROM programmer and a dedicated programmer adapter are used for writing to the on-chip PROM.

The following PROM programmers and programmer adapters are usable.

PROM Programmer	Programmer Adapter
PG-1500	PA17P709GC
+	
PA-17KDZ	
(adapter for PG-1500)	

Third-party PROM programmers are also available, such as the AF-9703, AF-9704, AF-9705, and AF-9706 (manufactured by Ando Electric Co., Ltd.)




Figure 2-1. PA-17P709GC and PA-17KDZ

2.1 Operation Modes for Program Memory Write, Read, and Verify

When +6 V is applied to the V_{DD} pin and +12.5 V to the V_{PP} pin, the μ PD17P709A enters the program memory write, read, and verify mode.

The following operation modes can be set by setting pins MD0 to MD3 as shown below.

Pins not listed in Table 2-2 should be connected to GND via a pull-down resistor (470 Ω) (refer to **PIN CONFIGURATION (2) PROM programming mode**).

Table 2-2. Operation Mode Setting for Program Memory Write, Read, and Verify

		Operation N	/lode Setting	g		Operation Mode
V _{PP}	V _{PP} V _{DD} MD0 MD1 MD2 MD3					
+12.5 V	+6 V	Н	L	Н	L	Program memory address 0-clear mode
		L	Н	Н	Н	Write mode
		L	L	Н	Н	Write/verify mode
		Н	×	Н	Н	Program inhibit mode


Remark ×: L or H

2.2 Program Memory Write Procedure

Program memory can be written at high speed using the following procedure.

- (1) Pull down unused pins to GND via a resistor. Set the CLK pin to low.
- (2) Supply 5 V to the VDD pin. Set the VPP pin to low.
- (3) Wait for 10 μ s and then supply 5 V to the V_{PP} pin.
- (4) Set the mode setting pin to program memory address 0-clear mode.
- (5) Supply +6 V to the VDD pin and +12.5 V to the VPP pin.
- (6) Set the program inhibit mode.
- (7) Write data in the 1 ms write mode.
- (8) Set the program inhibit mode.
- (9) Set the verify mode. If the data is correct, go to step (10). If not, repeat steps (7) to (9).
- (10) (X: Number of write operations from steps (7) to (9)) \times 1 ms additional write.
- (11) Set the program inhibit mode.
- (12) Input four pulses to the CLK pin to increment the program memory address by one.
- (13) Repeat steps (7) to (12) until the end address is reached.
- (14) Set the program memory address 0-clear mode.
- (15) Change the VDD and VPP pins to 5 V.
- (16) Turn off the power.

The following figure shows steps (2) to (12).






2.3 Program Memory Read Procedure

- (1) Pull down unused pins to GND via a resistor. Set the CLK pin to low.
- (2) Supply 5 V to the VDD pin. Set the VPP pin to low.
- (3) Wait for 10 μ s and then supply 5 V to the VPP pin.
- (4) Set the mode setting pin to program memory address 0-clear mode.
- (5) Supply +6 V to the VDD pin and +12.5 V to the VPP pin.
- (6) Set the program inhibit mode.
- (7) Set the verify mode. Addresses are incremented by one for each 4-pulse cycle input to the CLK pin.
- (8) Set the program inhibit mode.
- (9) Set the program memory address 0-clear mode.
- (10) Change the VDD and VPP pins to 5 V.
- (11) Turn off the power.

The following figure shows steps (2) to (9).



Data Sheet U15723EJ1V0DS 25



3. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings ($T_A = 25^{\circ}C$)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{DD}		-0.3 to +6.0	V
PROM program voltage	V _{PP}		-0.3 to +13.5	V
Input voltage	Vı	Other than CE, INT0 to INT4, and RESET pins	-0.3 to V _{DD} + 0.3	V
		CE, INT0 to INT4, and RESET pins	-0.3 to V _{DD} + 0.6	V
Output voltage	Vo	Except P1B0 to P1B3	-0.3 to V _{DD} + 0.3	V
Output current, high	Іон	Per pin	-8.0	mA
		Total of P2A0 to P2A2, P3A0 to P3A3, and P3B0 to P3B3	-15.0	mA
		Total of P0A0 to P0A3, P0B0 to P0B3, P0C0 to P0C3, P1D0 to P1D3, P2B0 to P2B3, P2C0 to P2C3, P2D0 to P2D2, P3C0 to P3C3, and P3D0 to P3D3	-25.0	mA
Output current, low	Ю	Per pin for P1B0 to P1B3	12.0	mA
		Per pin for P1B0 to P1B3	8.0	mA
		Total of P2A0 to P2A2, P3A0 to P3A3, and P3B0 to P3B3	15.0	mA
		Total of P0A0 to P0A3, P0B0 to P0B3, P0C0 to P0C3, P1D0 to P1D3, P2B0 to P2B3, P2C0 to P2C3, P2D0 to P2D2, P3C0 to P3C3, and P3D0 to P3D3	25.0	mA
		Total of P1B0 to P1B3 pins	25.0	mA
Output voltage	V _{BDS}	P1B0 to P1B3	14.0	V
Total power dissipation	Pt		200	mW
Operating ambient temperature	TA		-40 to +85	°C
Storage temperature	T _{stg}		-55 to +125	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Operating Range ($T_A = -40 \text{ to } +85^{\circ}\text{C}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage	V _{DD1}	When CPU and PLL are operating	4.5	5.0	5.5	٧
	V _{DD2}	When CPU and PLL are stopped	3.5	5.0	5.5	V

Recommended Output Withstanding Voltage ($T_A = -40 \text{ to } +85^{\circ}\text{C}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output withstanding voltage	V _{BDS}	P1B0 to P1B3			12	V



DC Characteristics (T_A = -40 to +85°C, V_{DD} = 3.5 to 5.5 V)

Parameter	Symbol		Conditions			MAX.	Unit
Supply current	I _{DD1}	When CPU is ope sine wave input to ($f_{IN} = 4.5 \text{ MHz} \pm 1\%$			1.5	3.0	mA
	I _{DD2}	When CPU and Plinput to X_{IN} pin. ($f_{IN} = 4.5 \text{ MHz} \pm 1\%$) With HALT instruction			0.7	1.5	mA
Data retention voltage	V _{DDR1}	Crystal oscillation		3.5		5.5	V
	V _{DDR2}	Crystal oscillation	Power failure detection by timer FF	2.2		5.5	V
	V _{DDR3}	stopped	Data memory retained	2.0		5.5	V
Data retention current	IDDR1	Crystal oscillation	V _{DD} = 5 V, T _A = 25°C		2.0	4.0	μΑ
	IDDR2	stopped			2.0	30.0	μΑ
Input voltage, high	V _{IH1}	P1C3, P1D0 to P1 P2C0 to P2C3, P2	0 to P0C3, P1A0, P1A1, P1C0 to 1D3, P2A2, P2B0 to P2B3, 2D0 to P2D2, P3A0 to P3A3, 6C0 to P3C3, P3D0 to P3D3	0.7V _{DD}		V _{DD}	V
	V _{IH2}	P0A1 to P0A3, P0B0, P0B2, P0B3, P2A0, P2A1, CE, INT0 to INT4, RESET		0.8V _{DD}		V _{DD}	V
	V _{IH3}	P0D0 to P0D3		0.55V _{DD}		V _{DD}	V
Input voltage, low	V _{IL1}	P0A0, P0B1, P0C0 to P0C3, P1A0, P1A1, P1C0 to P1C3, P1D0 to P1D3, P2A2, P2B0 to P2B3, P2C0 to P2C3, P2D0 to P2D2, P3A0 to P3A3, P3B0 to P3B3, P3C0 to P3C3, P3D0 to P3D3		0		0.3V _{DD}	V
	V _{IL2}	P0A1 to P0A3, P0B0, P0B2, P0B3, P2A0, P2A1, CE, INT0 to INT4, RESET				0.2V _{DD}	V
	VIL3	P0D0 to P0D3		0		0.15V _{DD}	V
Output current, high	Іон1	P1D0 to P1D3, P2 P2C0 to P2C3, P2	PB0 to P0B3, P0C0 to P0C3, PA0 to P2A2, P2B0 to P2B3, PD0 to P2D2, P3A0 to P3A3, PD0 to P3C3, P3D0 to P3D3 VoH = VDD - 1 V	-1.0			mA
	Іон2	EO0, EO1	V _{DD} = 4.5 to 5.5 V, V _{OH} = V _{DD} – 1 V	-3.0			mA
Output current, low	lo _{L1}	P1D0 to P1D3, P2 P2C0 to P2C3, P2	PB0 to P0B3, P0C0 to P0C3, PA0 to P2A2, P2B0 to P2B3, PD0 to P2D2, P3A0 to PA3A, PC0 to P3C3, P3D0 to P3D3 Vol = 1 V	1.0			mA
	l _{OL2}	EO0, EO1	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, V_{OL} = 1 \text{ V}$	3.0			mA
	І оьз	P1B0 to P1B3	Vol = 1 V	7.0			mA
Input current, high	Іін	P0D0 to P0D3 pul	$V_{IN} = V_{DD}$	5.0		150	μΑ
Output off leakage	ILO1	P1B0 to P1B3	V _{IN} = 12 V			1.0	μΑ
current	ILO2	EO0, EO1	$V_{IN} = V_{DD}, V_{IN} = 0 V$			±1.0	μΑ
Input leakage current, high	Ішн	Input pin	· · · · · · · · · · · · · · · · · · ·			1.0	μΑ
Input leakage current, low	ILIL	Input pin	V _{IN} = 0 V			-1.0	μΑ



AC Characteristics (T_A = -40 to +85°C, V_{DD} = 5 V \pm 10%)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Operating frequency	fin1	VCOL pin,	Sine-wave input V _{IN} = 0.15V _{p-p}	0.8		3	MHz
		MF mode	Sine-wave input V _{IN} = 0.1V _{p-p}	0.5		3	MHz
	f _{IN2}	VCOL pin, HF mode	VCOL pin, HF mode, sine-wave input V _{IN} = 0.1V _{D-D} ^{Note}			40	MHz
	fınз	VCOH pin, VHF mod	le, sine-wave input $V_{\text{IN}} = 0.1 V_{\text{p-p}} ^{\text{Note}}$	60		130	MHz
	f _{IN4}	AMIFC pin, sine-wav	we input $V_{\text{IN}} = 0.15 V_{\text{p-p}}$	0.4		0.5	MHz
	f _{IN5}	FMIFC pin, FMIF cou	unt mode, sine-wave input $V_{\text{IN}} = 0.20 V_{\text{p-p}}$	10		11	MHz
	f _{IN6}	FMIFC pin, AMIF count mode, sine-wave input $V_{IN} = 0.15 V_{\text{p-p}} \label{eq:Vin}$				0.5	MHz
SIO0 input frequency	f _{IN7}	External clock				1	MHz
SIO1 input frequency	fins	External clock				0.7	MHz

Note The condition of sine-wave input $V_{\text{IN}} = 0.1 V_{\text{p-p}}$ is the rated value when the $\mu\text{PD17P709A}$ is operating alone. Where influence of noise must be taken into consideration, operation under input amplitude conditions of $V_{\text{IN}} = 0.15 V_{\text{p-p}}$ is recommended.

A/D Converter Characteristics (TA = -40 to +85°C, VDD = 5 V $\pm 10\%$)

Parameter	Symbol	Co	onditions	MIN.	TYP.	MAX.	Unit
A/D conversion total error		8 bits				±3.0	LSB
A/D conversion total error		8 bits	T _A = 0 to 85°C			±2.5	LSB

Reference Characteristics (T_A = +25°C, V_{DD} = 5.0 V)

Parameter	Symbol	Conditions		TYP.	MAX.	Unit
Supply current	Іррз	When CPU and PLL are operating with sine-wave input to VCOH pin $(f_{IN}=130~MHz,~V_{IN}=0.3V_{p\text{-}p})$		6.0	12.0	mA

DC Programming Characteristics (T_A = 25°C, V_{DD} = 6.0 \pm 0.25 V, V_{PP} = 12.5 \pm 0.5 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	V _{IH1}	Pins other than CLK	0.7V _{DD}		V _{DD}	V
	V _{IH2}	CLK	V _{DD} - 0.5		V _{DD}	V
Input voltage, low	V _{IL1}	Pins other than CLK	0		0.2V _{DD}	V
	V _{IL2}	CLK	0		0.4	V
Input leakage current	lu	VIN = VIL OF VIH			10	μΑ
Output voltage, high	Vон	Iон = −1 mA	V _{DD} - 1.0			V
Output voltage, low	VoL	IoL = 1 mA			1.0	V
V _{DD} supply current	IDD				30	mA
V _{PP} supply current	IPP	MD0 = V _{IL} , MD1 = V _{IH}			30	mA

Cautions 1. Ensure that VPP does not exceed +13.5 V including overshoot.

2. VDD must be applied before VPP, and cut after VPP.




AC Programming Characteristics (TA = 25°C, VDD = 6.0 \pm 0.25 V, VPP = 12.5 \pm 0.5 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Address setup time ^{Note} (to MD0↓)	tas		2			μs
MD1 setup time (to MD0↓)	t m1s		2			μs
Data setup time (to MD0↓)	t DS		2			μs
Address hold time ^{Note} (from MD0 [↑])	tан		2			μs
Data hold time (from MD0↑)	tон		2			μs
Delay time from MD0↑ to data output float	tof		0		130	ns
V _{PP} setup time (to MD3 [↑])	tvps		2			μs
V _{DD} setup time (to MD3 [↑])	tvos		2			μs
Initial program pulse width	tpw		0.95	1.0	1.05	ms
Additional program pulse width	topw		0.95		21.0	ms
MD0 setup time (to MD1↑)	tmos		2			μs
Delay time from MD0↓ to data output	t DV	MD0 = MD1 = V _{IL}			1	μs
MD1 hold time (from MD0↑)	t м1H	tм1н + tм1г ≥ 50 <i>μ</i> s	2			μs
MD1 recovery time (from MD0↓)	t _{M1R}		2			μs
Program counter reset time	t PCR		10			μs
CLK input high-/low-level widths	tхн, tхL		0.125			μs
CLK input frequency	fx				4.19	MHz
Initial mode setting time	tı		2			μs
MD3 setup time (to MD1↑)	tмзs		2			μs
MD3 hold time (from MD1↓)	tмзн		2			μs
MD3 setup time (to MD0↓)	tмзsr	Program memory read	2			μs
Delay time from addressNote to data output	tdad	Program memory read			2	μs
Hold time from address ^{Note} to data output	thad	Program memory read	0		130	ns
MD3 hold time (from MD0↑)	tмзнг	Program memory read	2			μs
Delay time from MD3↓ to data output float	tofr	Program memory read			2	μs
Reset setup time	tres		10			μs

Note The internal address signal is incremented by 1 on the 3rd fall of a four-clock input (CLK) cycle, and is not connected to a pin.


Data Sheet U15723EJ1V0DS 29

Program Memory Write Timing




Remark The dashed line indicates high-impedance.

Program Memory Read Timing





4. PACKAGE DRAWING

80-PIN PLASTIC QFP (14x14)



detail of lead end





NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS			
Α	17.2±0.4			
В	14.0±0.2			
С	14.0±0.2			
D	17.2±0.4			
F	0.825			
G	0.825			
Н	0.30±0.10			
I	0.13			
J	0.65 (T.P.)			
K	1.6±0.2			
L	0.8±0.2			
М	$0.15^{+0.10}_{-0.05}$			
N	0.10			
Р	2.7±0.1			
Q	0.1±0.1			
R	5°±5°			
S	3.0 MAX.			

S80GC-65-3B9-6



5. RECOMMENDED SOLDERING CONDITIONS

The μ PD17P709A should be soldered and mounted under the following recommended conditions.

For details of the recommended soldering conditions, refer to the document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, contact an NEC sales representative.

Table 5-1. Surface Mounting Type Soldering Conditions

 μ PD17P709AGC-3B9: 80-pin plastic QFP (14 imes 14)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds MAX. (at 210°C or higher.), Count: Three times or less	IR35-00-3
VPS	Package peak temperature: 215°C, Time: 40 seconds MAX. (at 200°C or higher.), Count: Three times or less	VP15-00-3
Wave soldering	Solder bath temperature: 260°C MAX., Time: 10 seconds MAX., Count: Once, Preheating temperature: 120°C MAX. (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300°C MAX., Time: 3 seconds MAX. (per pin row)	_

Caution Do not use different soldering methods together (except for partial heating).



APPENDIX DEVELOPMENT TOOLS

The following development tools are available for development of programs for the μ PD17P709A.

Hardware

Name	Outline				
In-circuit emulator (IE-17K-ET ^{Note 1})	IE-17K-ET is an in-circuit emulator that can be used with any model in the 17K Series. IE-17K-ET is connected to a host machine, which is PC-9800 series or IBM PC/AT™, with RS-232C. By using these in-circuit emulators with a system evaluation board (SE board) corresponding to each model, these emulators operate as emulators specific to a model. When man-machine interface software SIMPLEHOST™ is used, a more sophisticated debugging environment can be created.				
SE board (SE-17709)	SE-17709 is an SE board for the μ PD17709A Subseries. This board can be used alone to evalua a system, or in combination with an in-circuit emulator for debugging.				
Emulation probe (EP-17K80GC)	EP-17K80GC is an emulation probe for the μ PD17P709AGC. By using this probe with EV-9200GC 80 ^{Note 2} , the SE board and target system are connected.				
Conversion socket (EV-9200GC-80 ^{Note 2})	EV-9200GC-80 is a conversion socket for 80-pin plastic QFP (14 \times 14). It is used to connect the EP-17K80GC and target system.				
PROM programmer (PG-1500)	prammer PG-1500 is a PROM programmer supporting μ PD17P709A. It can program the μ PD17P709A when connected with the PG-1500 adapter PA-17KDZ and programmer adapter PA-17P709GC.				
Programmer adapter (PA-17P709GC)	PA-17P709GC is an adapter to program the μ PD17P709A. It is used with PG-1500.				

- Notes 1. External power supply type
 - 2. One EV-9200GC-80 is supplied with the EP-17K80GC. Five EV-9200GC-80 are also available as a set.

Remark Third-party PROM programmers AF-9703, AF-9704, AF-9705, and AF-9706 are available from Ando Electric Co., Ltd. Use these programmers with programmer adapter PA-17P709GC. For details, consult Ando Electric Co., Ltd. (TEL: +8-44-549-7300).

Software

Name	Outline	Host Machine	os	Media	Parts Number
17K Series assembler	RA17K is an assembler that can be commonly used with 17K Series. To develop programs for the μ PD17P709A, this RA17K and a device file (AS17704) are used in combination.	PC-9800 series	Japanese Windows™	3.5" 2HD	μSAA13RA17K
(RA17K)		IBM PC/AT	Japanese Windows	3.5" 2HC	μSAB13RA17K
		compatibles	English Windows		μSBB13RA17K
Device file (AS17704)	AS17704 is a device file for the μ PD17P709A.	PC-9800 series	Japanese Windows	3.5" 2HD	μSAA13AS17704
	to the 17K Series (RA17K).	IBM PC/AT	Japanese Windows	3.5" 2HC	μSAB13AS17704
		compatibles	English Windows		μSBB13AS17704
Support software	SIMPLEHOST is man-machine interface software that runs on Windows when a program is developed by using an in-circuit	PC-9800 series	Japanese Windows	3.5" 2HD	μSAA13ID17K
(SIMPLEHOST)		IBM PC/AT	Japanese Windows	3.5" 2HC	μSAB13ID17K
	emulator and personal computer.	compatibles	English Windows		μSBB13ID17K

Data Sheet U15723EJ1V0DS 33

NOTES FOR CMOS DEVICES —

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- · Ordering information
- Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)

Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130 800-729-9288

NEC Electronics (Germany) GmbH

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

NEC Electronics (UK) Ltd.

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Italiana s.r.l.

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

NEC Electronics (Germany) GmbH

Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

NEC Electronics (France) S.A.

Velizy-Villacoublay, France Tel: 01-3067-5800 Fax: 01-3067-5899

NEC Electronics (France) S.A.

Madrid Office Madrid, Spain Tel: 091-504-2787 Fax: 091-504-2860

NEC Electronics (Germany) GmbH

Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388

NEC Electronics Hong Kong Ltd.

Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.

Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd.

Novena Square, Singapore

Tel: 253-8311 Fax: 250-3583

NEC Electronics Taiwan Ltd.

Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951

NEC do Brasil S.A.

Electron Devices Division Guarulhos-SP, Brasil Tel: 11-6462-6810 Fax: 11-6462-6829

J01.2



Purchase of NEC I²C components conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips.

SIMPLEHOST is a trademark of NEC Corporation.

Windows is either a registered trademark or trademark of Microsoft Corporation in the United States and/ or other countries.

PC/AT is a trademark of International Business Machines Corporation.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

- The information in this document is current as of September, 2001. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of
 third parties by or arising from the use of NEC semiconductor products listed in this document or any other
 liability arising from the use of such products. No license, express, implied or otherwise, is granted under any
 patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these
 circuits, software and information in the design of customer's equipment shall be done under the full
 responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
 parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
 risks of damage to property or injury (including death) to persons arising from defects in NEC
 semiconductor products, customers must incorporate sufficient safety measures in their design, such as
 redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
 - "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- $(1) \ "NEC" \ as \ used \ in \ this \ statement \ means \ NEC \ Corporation \ and \ also \ includes \ its \ majority-owned \ subsidiaries.$
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).