DATA SHEET

MOS INTEGRATED CIRCUIT μ**PD17704A, 17705A, 17707A, 17708A, 17709A**

4-BIT SINGLE-CHIP MICROCONTROLLERS WITH DEDICATED HARDWARE FOR DIGITAL TUNING SYSTEM

DESCRIPTION

The μ PD17704A, 17705A, 17707A, 17708A, and 17709A are 4-bit single-chip CMOS microcontrollers containing hardware for digital tuning systems.

Provided with a wealth of hardware, these microcontrollers are available with many variations of ROM and RAM capacities to support various applications.

Therefore, a high-performance, multi-function digital tuning system can be configured with only one chip.

In addition, a one-time PROM model, μ PD17P709A, which can be written only once and is ideal for program evaluation and small-scale production of a μ PD17704A, 17705A, 17707A, 17708A, or 17709A system, is also available.

FEATURES

	μPD17704	μPD17705	μPD17707	μPD17708	μPD17709
Program memory (ROM)	16 KB (8192 × 16 bits)	24 KB (12288 × 16 bits)		32 KB (16384 × 16 bits)	
General-purpose data memory (RAM)	672×4 bits		1120×4 bits		1776×4 bits

- Instruction execution time
 1.78 μs (with fx = 4.5 MHz crystal oscillator)
- PLL frequency synthesizer Dual modulus prescaler (130 MHz MAX.), programmable divider, phase comparator, charge pump
- Many interrupts
- External: 6 sources Internal: 6 sources
- Power-on reset, CE reset, and power failure detector
- Supply voltage: VDD = 5 V ±10%
- Abundant peripheral hardware units General-purpose I/O ports, serial interfaces, A/D converter, D/A converter (PWM output), BEEP output, frequency counter

Unless otherwise specified, the μ PD17709A is treated as the representative model in this document.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

ORDERING INFORMATION

Part Number	Package
μPD17704AGC-×××-3B9	80-pin plastic QFP (14 $ imes$ 14)
μ PD17705AGC- \times ×-3B9	80-pin plastic QFP (14 $ imes$ 14)
μ PD17707AGC- \times ×-3B9	80-pin plastic QFP (14 $ imes$ 14)
μ PD17708AGC- \times ×-3B9	80-pin plastic QFP (14 $ imes$ 14)
μ PD17709AGC- \times \times -3B9	80-pin plastic QFP (14 $ imes$ 14)

Remark ××× indicates ROM code suffix.


FUNCTIONAL OUTLINE

Part Number Item		μPD17704A	μPD17705A	μPD17707A	μPD17708A	μPD17709A	
Program memory (ROM)		16 KB (8192 × 16 bits)	16 KB 24 KB (12288 × 16 bits) 32 KB ((8192 × 16 bits) 32 KB (32 KB (16384	(16384 × 16 bits)	
General-purpose data memory (RAM)		672×4 bits		1120×4 bits		1176×4 bits	
Instruction exe	ecution time	1.78 μ s (with fx	= 4.5 MHz crysta	al oscillator)			
General-purpo	ose ports	 I/O ports: 46 Input ports: 12 Output ports: 4 					
Stack levels		 Address stack: 15 levels Interrupt stack: 4 levels DBF stack: 4 levels (can be manipulated via software) 					
Interrupts		 External: 6 sources (falling edge of CE pin, INT0 through INT4) Internal: 6 sources (timers 0 through 3, serial interfaces 0 and 1) 					
Timer		 5 channels Basic timer (clock: 10, 20, 50, 100 Hz): 1 channel 8-bit timer with gate counter (clock: 1 k, 2 k, 10 k, 100 kHz): 1 channel 8-bit timer (clock: 1 kHz, 2 kHz, 10 kHz, 100 kHz): 2 channels 8-bit timer multiplexed with PWM (clock: 440 Hz, 4.4 kHz): 1 channel 					
A/D converter		8 bits \times 6 channels (hardware mode and software mode selectable)					
D/A converter (PWM)		3 channels (8-bit or 9-bit resolution selectable by software) Output frequency: 4.4 kHz, 440 Hz (with 8-bit PWM selected) 2.2 kHz, 220 Hz (with 9-bit PWM selected)					
Serial interface		2 units (3 channels) • 3-wire serial I/O: 2 channels • 2-wire serial I/O/I ² C bus: 1 channel					
PLL frequency synthesizer	Division mode	 Direct division mode (VCOL pin (MF mode): 0.5 to 3 MHz) Pulse swallow mode (VCOL pin (HF mode): 10 to 40 MHz) (VCOH pin (VHF mode): 60 to 130 MHz) 					
	Reference frequency	13 types select	able (1, 1.25, 2.5	, 3, 5, 6.25, 9, 10), 12.5, 18, 20, 2	25, 50 kHz)	
	Charge pump	Two error-out o	utput pins (EO0,	EO1)			
	Phase comparator	Unlock status d	Unlock status detectable by program				

Part Number	μPD17704A	μPD17705A	μPD17707A	μPD17708A	μPD17709A
Frequency counter	 Intermediate frequency (IF) measurement P1C0/FMIFC pin: 10 to 11 MHz in FMIF mode 0.4 to 0.5 MHz in AMIF mode P1C1/AMIFC pin: 0.4 to 0.5 MHz in AMIF mode External gate width measurement P2A1/FCG1, P2A0/FCG0 pin 				
BEEP output	2 pins Output frequency: 1 kHz, 3 kHz, 4 kHz, 6.7 kHz (BEEP0 pin) 67 Hz, 200 Hz, 3 kHz, 4 kHz (BEEP1 pin)				
Reset	Reset by REWatchdog tin		er application: 6	55536 instructions nstructions, or no selectable	
	Can be set o • CE reset (CE CE reset dela	r overflow/underfl nly once on powe E pin low \rightarrow high l ay timing can be e detection function	er application: i evel) set.	nterrupt stack or selectable	address stack
Standby	Clock stop mHalt mode (H	,			
Supply voltage		n: V _{DD} = 4.5 to 5. on: V _{DD} = 3.5 to 5			
Package	80-pin plastic C	QFP (14×14)			

PIN CONFIGURATION (TOP VIEW)


80-pin plastic QFP (14 × 14) μPD17704AGC-×××-3B9 μPD17705AGC-×××-3B9 μPD17707AGC-×××-3B9 μPD17708AGC-×××-3B9 μPD17709AGC-×××-3B9



PIN NAMES

AD0 to AD5:	A/D converter input	P2C0 to P2C3:	Port 2C
AMIFC:	AM frequency counter input	P2D0 to P2D2:	Port 2D
BEEP0, BEEP1:	BEEP output	P3A0 to P3A3:	Port 3A
CE:	Chip enable	P3B0 to P3B3:	Port 3B
EO0, EO1:	Error-out output	P3C0 to P3C3:	Port 3C
FCG0, FGC1:	Frequency counter gate input	P3D0 to P3D3:	Port 3D
FMIFC:	FM frequency counter input	REG:	CPU regulator
GND0 to GND2:	Ground 0 to 2	RESET:	Reset input
INT0 to INT4:	External interrupt input	SCK0, SCK1:	3-wire serial clock I/O
PWM0 to PWM2:	D/A converter output	SCL:	2-wire serial clock I/O
P0A0 to P0A3:	Port 0A	SDA:	2-wire serial data I/O
P0B0 to P0B3:	Port 0B	SI0, SI1:	3-wire serial data input
P0C0 to P0C3:	Port 0C	SO0, SO1:	3-wire serial data output
P0D0 to P0D3:	Port 0D	TEST:	Test input
P1A0 to P1A3:	Port 1A	TM0G:	Timer 0 gate input
P1B0 to P1B3:	Port 1B	VCOH:	Local oscillation high input
P1C0 to P1C3:	Port 1C	VCOL:	Local oscillation low input
P1D0 to P1D3:	Port 1D	Vdd0, Vdd1:	Power supply
P2A0 to P2A2:	Port 2A	XIN, XOUT:	Main clock oscillation
P2B0 to P2B3:	Port 2B		

BLOCK DIAGRAM



CONTENTS

1.	PIN FUN	CTIONS	11
	1.1 Pir	n Function List	11
	1.2 Eq	uivalent Circuits of Pins	16
	1.3 Co	nnections of Unused Pins	21
	1.4 Ca	utions on Using CE, INT0 to INT4, and RESET Pins	23
	1.5 Ca	utions on Using TEST Pin	23
2.	PROGRA	M MEMORY (ROM)	24
		Itline of Program Memory	
	2.2 Pro	ogram Memory	25
	2.3 Pro	ogram Counter	26
	2.4 Flo	ow of Program	26
	2.5 Ca	utions on Using Program Memory	31
3.	ADDRES	S STACK (ASK)	32
		Itline of Address Stack	
	3.2 Ad	dress Stack Register (ASR)	32
	3.3 Sta	ack Pointer (SP)	34
		peration of Address Stack	
	3.5 Ca	utions on Using Address Stack	36
4.	DATA ME	EMORY (RAM)	37
	4.1 Ou	Itline of Data Memory	37
	4.2 Co	nfiguration and Function of Data Memory	40
	4.3 Da	ta Memory Addressing	44
	4.4 Ca	utions on Using Data Memory	45
5.	SYSTEM	REGISTERS (SYSREG)	46
	5.1 Ou	Itline of System Registers	46
	5.2 Sy	stem Register List	47
	5.3 Ad	dress Register (AR)	48
	5.4 Wi	ndow Register (WR)	50
	5.5 Ba	nk Register (BANK)	51
	5.6 Inc	dex Register (IX) and Data Memory Row Address Pointer (MP: Memory Pointer)	52
	5.7 Ge	neral Register Pointer (RP)	54
	5.8 Pro	ogram Status Word (PSWORD)	56
6.		L REGISTER (GR)	58
		Itline of General Register	58
		neral Register	58
		nerating Address of General Register by Each Instruction	59
	6.4 Ca	utions on Using General Register	59

7.	ALU (Arithmetic Logic Unit) BLOCK	60
	7.1	Outline of ALU Block	60
	7.2	Configuration and Function of Each Block	61
	7.3	ALU Processing Instruction List	61
	7.4	Cautions on Using ALU	65
8.	REGI	STER FILE (RF)	66
	8.1	Outline of Register File	66
	8.2	Configuration and Function of Register File	67
	8.3	Control Registers	68
	8.4	Port I/O Selection Registers	80
	8.5	Cautions on Using Register File	86
9.	DATA	BUFFER (DBF)	87
	9.1	Outline of Data Buffer	87
	9.2	Data Buffer	88
	9.3	Relationship Between Peripheral Hardware and Data Buffer	89
	9.4	Cautions on Using Data Buffer	92
10.	DATA	BUFFER STACK	93
	10.1	Outline of Data Buffer Stack	93
	10.2	Data Buffer Stack Register	93
	10.3	Data Buffer Stack Pointer	95
	10.4	Operation of Data Buffer Stack	96
	10.5	Using Data Buffer Stack	97
	10.6	Cautions on Using Data Buffer Stack	97
			00
11.		ERAL-PURPOSE PORTS	
	11.1	Outline of General-Purpose Port	98
	11.2	General-Purpose I/O Ports (P0A, P0B, P0C, P1D, P2A, P2B, P2C, P2D, P3A, P3B, P3C, P3D)	101
	11.0	P3C, P3D) General-Purpose Input Port (P0D, P1A, P1C)	
	11.3	General-Purpose Output Port (P0D, PTA, PTC)	
	11.4	General-Purpose Output Port (PTB)	118
12.	INTER	RUPTS	119
	12.1	Outline of Interrupt Block	119
	12.2	Interrupt Control Block	121
	12.3	Interrupt Stack Register	135
	12.4	Stack Pointer, Address Stack Registers, and Program Counter	139
	12.5	Interrupt Enable Flip-Flop (INTE)	139
	12.6	Acknowledging Interrupt	140
	12.7	Operations After Interrupt Has Been Acknowledged	
	12.8	Returning from Interrupt Routine	
	12.9	External Interrupts (CE and INT0 to INT4 Pins)	
	12.10	Internal Interrupts	
13.	TIME	RS	150
	13.1	Outline of Timers	150

	13.2	Basic Timer 0	152
	13.3	Timer 0	165
	13.4	Timer 1	174
	13.5	Timer 2	181
	13.6	Timer 3	188
14		ONVERTER	195
	14.1	Outline of A/D Converter	
	14.2	Input Selection Block	
	14.3	Compare Voltage Generation and Compare Blocks	
	14.4	Comparison Timing Chart	
	14.5	Using A/D Converter	
	14.6	Cautions on Using A/D Converter	
	14.7	Status After Reset	
15		ONVERTER (PWM MODE)	204
15.	15.1	Outline of D/A Converter	
	15.1	PWM Clock Selection Register	
	15.2 15.3	PWM Clock Selection Register	
	15.3 15.4	Duty Setting Block	
	15.4 15.5	Clock Generation Block	
	15.5 15.6	D/A Converter Output Wave	
	15.0	Example of Using D/A Converter	
	15.7	Status After Reset	
	15.0		217
16.	SERI	AL INTERFACES	
	16.1	Outline of Serial Interfaces	
	16.2	Serial Interface 0	
	16.3	Serial Interface 1	247
17.	PLL F	REQUENCY SYNTHESIZER	-
	17.1	Outline of PLL Frequency Synthesizer	257
	17.2	Input Selection Block and Programmable Divider	258
	17.3	Reference Frequency Generator	
	17.4	Phase Comparator (<i>\phi</i> -DET), Charge Pump, and Unlock FF	264
	17.5	PLL Disabled Status	
	17.6	Using PLL Frequency Synthesizer	
	17.7	Status After Reset	273
18.	FREG	UENCY COUNTER	274
	18.1	Outline of Frequency Counter	274
	18.2	I/O Selection Block and Gate Time Control Block	275
	18.3	Start/Stop Control Block and IF Counter	278
	18.4	Using IF Counter	285
	18.5	Using External Gate Counter	287
	18.6	Status After Reset	288

NEC

19.	BEEF)	289
	19.1	Outline of BEEP	289
	19.2	I/O Selection Block and Output Selection Block	290
	19.3	Clock Selection Block and Clock Generation Block	292
	19.4	Output Waveform of BEEP	293
	19.5	Status After Reset	293
20.	STAN	DBY	294
	20.1	Outline of Standby Function	294
	20.2	Halt Function	295
	20.3	Clock Stop Function	301
	20.4	Device Operation in Halt and Clock Stop Status	303
	20.5	Cautions on Processing of Each Pin in Halt and Clock Stop Status	303
	20.6	Device Operation Control Function of CE Pin	305
21.	RESE	Т	308
	21.1	Outline of Reset	308
	21.2	CE Reset	309
	21.3	Power-on Reset	315
	21.4	Relationship Between CE Reset and Power-on Reset	318
	21.5	Reset by RESET Pin	
	21.6	WDT&SP Reset	
	21.7	Power Failure Detection	
22.	INST	RUCTION SET	334
22.	INSTE 22.1	RUCTION SET Outline of Instruction Set	
22.			334
22.	22.1	Outline of Instruction Set	334 335
22.	22.1 22.2	Outline of Instruction Set Legend Instruction List	334 335 336
22.	22.1 22.2 22.3	Outline of Instruction Set	334 335 336
	22.1 22.2 22.3 22.4	Outline of Instruction Set Legend Instruction List	334 335 336 338
	22.1 22.2 22.3 22.4	Outline of Instruction Set Legend Instruction List Assembler (RA17K) Embedded Macro Instruction	334 335 336 338 339
	22.1 22.2 22.3 22.4 RESE	Outline of Instruction Set Legend Instruction List Assembler (RA17K) Embedded Macro Instruction RVED SYMBOLS Data Buffer (DBF)	334 335 336 338 339 339
	22.1 22.2 22.3 22.4 RESE 23.1	Outline of Instruction Set Legend Instruction List Assembler (RA17K) Embedded Macro Instruction RVED SYMBOLS Data Buffer (DBF) System Registers (SYSREG)	334 335 336 338 339 339 339
	22.1 22.2 22.3 22.4 RESE 23.1 23.2	Outline of Instruction Set Legend Instruction List Assembler (RA17K) Embedded Macro Instruction RVED SYMBOLS Data Buffer (DBF) System Registers (SYSREG) Port Registers	 334 335 336 338 339 339 339 340
	22.1 22.2 22.3 22.4 RESE 23.1 23.2 23.3 23.4	Outline of Instruction Set Legend Instruction List Assembler (RA17K) Embedded Macro Instruction RVED SYMBOLS Data Buffer (DBF) System Registers (SYSREG) Port Registers Register File (Control Registers)	334 335 336 338 339 339 340 342
	22.1 22.2 22.3 22.4 RESE 23.1 23.2 23.3 23.4 23.5	Outline of Instruction Set Legend Instruction List Assembler (RA17K) Embedded Macro Instruction	334 335 336 338 339 339 339 340 342 342
	22.1 22.2 22.3 22.4 RESE 23.1 23.2 23.3 23.4	Outline of Instruction Set Legend Instruction List Assembler (RA17K) Embedded Macro Instruction RVED SYMBOLS Data Buffer (DBF) System Registers (SYSREG) Port Registers Register File (Control Registers)	334 335 336 338 339 339 339 340 342 342
23.	22.1 22.2 22.3 22.4 RESE 23.1 23.2 23.3 23.4 23.5 23.6	Outline of Instruction Set Legend Instruction List Assembler (RA17K) Embedded Macro Instruction	334 335 336 338 339 339 340 342 347 347
23.	22.1 22.2 22.3 22.4 RESE 23.1 23.2 23.3 23.4 23.5 23.6	Outline of Instruction Set Legend Instruction List Assembler (RA17K) Embedded Macro Instruction RVED SYMBOLS Data Buffer (DBF) System Registers (SYSREG) Port Registers Register File (Control Registers) Peripheral Hardware Registers Others	334 335 336 338 339 339 340 342 347 347
23. 24.	22.1 22.2 22.3 22.4 RESE 23.1 23.2 23.3 23.4 23.5 23.6 ELEC	Outline of Instruction Set Legend Instruction List Assembler (RA17K) Embedded Macro Instruction RVED SYMBOLS Data Buffer (DBF) System Registers (SYSREG) Port Registers Register File (Control Registers) Peripheral Hardware Registers Others	334 335 336 338 339 339 340 342 347 347 348
23. 24.	22.1 22.2 22.3 22.4 RESE 23.1 23.2 23.3 23.4 23.5 23.6 ELEC	Outline of Instruction Set Legend Instruction List Assembler (RA17K) Embedded Macro Instruction	334 335 336 338 339 339 340 342 347 347 348
23. 24. 25.	22.1 22.2 22.3 22.4 RESE 23.1 23.2 23.3 23.4 23.5 23.6 ELEC PACK	Outline of Instruction Set Legend Instruction List Assembler (RA17K) Embedded Macro Instruction	 334 335 336 338 339 339 340 342 347 347 348 351
23. 24. 25.	22.1 22.2 22.3 22.4 RESE 23.1 23.2 23.3 23.4 23.5 23.6 ELEC PACK	Outline of Instruction Set Legend Instruction List Assembler (RA17K) Embedded Macro Instruction RVED SYMBOLS Data Buffer (DBF) System Registers (SYSREG) Port Registers Register File (Control Registers) Peripheral Hardware Registers Others TRICAL CHARACTERISTICS	 334 335 336 338 339 339 340 342 347 347 348 351
23. 24. 25. 26.	22.1 22.2 22.3 22.4 RESE 23.1 23.2 23.3 23.4 23.5 23.6 ELEC PACK RECC	Outline of Instruction Set Legend Instruction List Assembler (RA17K) Embedded Macro Instruction RVED SYMBOLS Data Buffer (DBF) System Registers (SYSREG) Port Registers Register File (Control Registers) Peripheral Hardware Registers Others TRICAL CHARACTERISTICS	 334 335 336 339 339 340 342 347 347 348 351 352
23. 24. 25. 26.	22.1 22.2 22.3 22.4 RESE 23.1 23.2 23.3 23.4 23.5 23.6 ELEC PACK RECC	Outline of Instruction Set Legend Instruction List Assembler (RA17K) Embedded Macro Instruction RVED SYMBOLS Data Buffer (DBF) System Registers (SYSREG) Port Registers Register File (Control Registers) Peripheral Hardware Registers Others TRICAL CHARACTERISTICS AGE DRAWING DMMENDED SOLDERING CONDITIONS	 334 335 336 339 339 340 342 347 347 348 351 352

1. PIN FUNCTIONS

1.1 Pin Function List

Pin No.	Symbol		Functio	'n		Output Form
1 41 42	INT2 INT1 INT0	Edge-detectable ve specified.	ectored interrupt inp	ut pins. Rising or fa	alling edge can be	_
2 3 4 5	P1A3/INT4 P1A2/INT3 P1A1 P1A0/TM0G	signal input pins. • P1A3 to P1A0 • 4-bit input por • INT4, INT3	ble vectored interrup		nput and event	_
		Power-on reset	After reset WDT&SP reset	CE reset	With clock stopped	
		Input (P1A3 to P1A0)	Input (P1A3 to P1A0)	Retained	Retained	
6 I	P3A3 	4-bit I/O port. Input or output can be specified in 4-bit units.				
9	P3A0	After reset With clock stopped				
		Power-on reset	WDT&SP reset	CE reset		
		Input	Input	Retained	Retained	
10 	P3B3 	4-bit I/O port. Input or output can be specified in 4-bit units.				
13	P3B0		After reset		With clock stopped	
		Power-on reset	WDT&SP reset	CE reset		
		Input	Input	Retained	Retained	
14 15 16	P2A2 P2A1/FCG1 P2A0/FCG0	 P2A2 to P2A0 3-bit I/O port Input or output FCG1, FCG0 	d with external gate t can be specified ir			CMOS push-pull
			Input for external gate counter			
		Dower or react	After reset		With clock stopped	
		Power-on reset Input (P2A2 to P2A0)	WDT&SP reset Input (P2A2 to P2A0)	CE reset Retained (P2A2 to P2A0)	Retained (P2A2 to P2A0)	

Pin No.	Symbol		Functio	n		Output Form	
	P1B3 P1B2/PWM2 I P1B0/PWM0	 Port 1B multiplexed with D/A converter output pins. P1B3 to P1B0 4-bit output port PWM2 to P2M0 8- or 9-bit D/A converter output 				N-ch open-drain (12 V)	
			After reset				
		Power-on reset	WDT&SP reset	CE reset	-		
		Outputs low level (P1B3 to P1B0)	Outputs low level (P1B3 to P1B0)	Retained	Retained (P1B3 to P1B0)		
21 33 75	GND2 GND1 GND0	Ground				_	
22 P0D3/AD3 I I 25 P0D0/AD0		 Port 0D multiplexed with A/D converter input pins P0D3 to P0D0 4-bit input port Pull-down resistors can be connected in 1-bit units. AD3 to AD0 Analog input of A/D converter with 8-bit resolution 			_		
		After reset				With clock stopped	
		Power-on reset	WDT&SP reset	CE reset	-		
		Input with pull-down resistor (P0D3 to P0D0)	Input with pull-down resistor (P0D3 to P0D0)	Retained	Retained		
26 27 28 29	P1C3/AD5 P1C2/AD4 P1C1/AMIFC P1C0/FMIFC	 P1C3 to P1C0 4-bit input por AD5, AD4 	o A/D converter with		er input pins.	_	
			After reset		With clock stopped		
		Power-on reset	WDT&SP reset	CE reset			
		Input (P1C3 to P1C0)	Input (P1C3 to P1C0)	 P1C3/AD5, P1C2/AD4 retained P1C1/AMIFC, P1C0/FMIFC input (P1C1, P1C0) 	 P1C3/AD5, P1C2/AD4 retained P1C1/AMIFC, P1C0/FMIFC input (P1C1, P1C0) 		


Pin No.	Symbol		Functio	on		Output Forr	
30 79	Vdd1 Vdd0		erating:	ge to these pins. operating: 4.5 to 5 3.5 to 5 2.2 to 5	.5 V	_	
31 32	VCOH VCOL	 PLL local oscillation (VCO) frequency input. VCOH Active with VHF mode selected by program; otherwise, pulled down. VCOL Active with HF or MW mode selected by program; otherwise, pulled down. Because the input of these pins goes into an AC amplifier, cut the DC component of the input signal with a capacitor.					
34 35	EO0 EO1	Output from charge frequency of local	e pump of PLL frequ	ency synthesizer. O esult of comparison		CMOS 3-state	
			After reset	1	With clock stopped		
		Power-on reset High-impedance	WDT&SP reset High-impedance	CE reset High-impendance	High-impedance		
36	TEST	Test input pin.	output output output Test input pin. Be sure to connect this pin to GND.				
37 38 39 40	P1D3 P1D2 P1D1/BEEP1 P1D0/BEEP0	Port 1D and BEEP output. • P1D3 to P1D0 • 4-bit I/O port • Input or output can be specified in 1-bit units. • BEEP1, BEEP0 • BEEP output					
			After reset		With clock stopped		
		Power-on reset	WDT&SP reset	CE reset			
		Input (P1D3 to P1D0)	Input (P1D3 to P1D0)	Retained (P1D3 to P1D0)	Retained (P1D3 to P1D0)		
43 	P2B3 	4-bit I/O port. Input or output can be specified in 1-bit units.					
46	P2B0		After reset		With clock stopped		
		Power-on reset	WDT&SP reset	CE reset			
		Input	Input	Retained	Retained		
47	P3C3 	4-bit I/O port. Input or output can be specified in 4-bit units.					
I							
50	P3C0		After reset		with clock stopped		
	P3C0	Power-on reset	WDT&SP reset	CE reset	with clock stopped		

Pin No.	Symbol		Functio	n		Output Form					
51 I	P3D3 	4-bit I/O port. Input or output can	be specified in 4-bi	t units.		CMOS push-pull					
54	P3D0		After reset		With clock stopped						
		Power-on reset	WDT&SP reset	CE reset	-						
		Input	Input	Retained	Retained						
55 	P2C3	4-bit I/O port. Input or output can	CMOS push-pull								
58	P2C0										
		Power-on reset	WDT&SP reset	CE reset							
		Input	Input	Retained	Retained						
59 I	P0C3 I	4-bit I/O port. Input or output can	be specified in 4-bi	t units.		CMOS push-pull					
62	P0C0		After reset		With clock stopped						
		Power-on reset	WDT&SP reset	CE reset							
		Input	Input	Retained	Retained						
63 64 65 66 67 68 69 70	P0A3/DSA P0A2/SCL P0A1/SCK0 P0A0/S00 P0B3/SI0 P0B2/SCK1 P0B1/S01 P0B0/SI1	 P0A3 to P0A0 4-bit I/O port Input or outpu P0B3 to P0B0 4-bit I/O port Input or outpu SDA, SCL 	3 are multiplexed wit t can be specified in t can be specified in d serial clock I/O of	1-bit units. 1-bit units.		N-ch open-drain CMOS push-pull					
		0 in 3-wire ser • SCK1, SO1, SI1	D, serial data output								
		POA3 to POA0,	POA3 to POA0,	P0A3 to P0A0,	POA3 to POA0,						
		P0B3 to P0B0	P0B3 to P0B0	P0B3 to P0B0	P0B3 to P0B0						
71	P2D2	3-bit I/O port.	he encolfied is d. h.	t		CMOS					
 73	 P2D0	Input or output can	push-pull								
		After reset With clock stopped									
		Power-on reset	WDT&SP reset	CE reset							
		Input	Input	Retained	Retained						

Pin No.	Symbol	Function	Output Form
74	REG	CPU regulator. Connect this pin to GND via 0.1 μ F capacitor.	-
76 77	Xout Xin	Ground pins of crystal resonator.	-
78	CE	 Device operation selection, CE reset, and interrupt signal input pin. Device operation selection When CE is high, the PLL frequency synthesizer can operate. When CE is low, the PLL frequency synthesizer is automatically disabled internally. CE reset When CE goes high, the device is reset at the rising edge of the internal basic timer setting pulse. This pin also has a reset timing delay function. Interrupt A vectored interrupt occurs at the falling edge of this pin. 	_
80	RESET	Reset input	_


1.2 Equivalent Circuits of Pins

(1) POA (POA1/SCK0, POA0/SO0)
POB (POB3/SI0, POB2/SCK1, POB1/SO1, POB0/SI1)
POC (POC3, POC2, POC1, POC0)
P1D (P1D3, P1D2, P1D1/BEEP1, P1D0/BEEP0)
P2A (P2A2, P2A1/FCG1, P2A0/FCG0)
P2B (P2B3, P2B2, P2B1, P2B0)
P2C (P2C3, P2C2, P2C1, P2C0)
P2D (P2D2, P2D1, P2D0)
P3A (P3A3, P3A2, P3A1, P3A0)
P3B (P3B3, P3B2, P3B1, P3B0)
P3C (P3C3, P3C2, P3C1, P3C0)
P3D (P3D3, P3D2, P3D1, P3D0)




Note This is an internal signal that is output when the clock stop instruction is executed. Its circuit is designed not to increase the current consumption due to noise even if it is floated.


(2) P0A (P0A3/SDA, P0A2/SCL) (I/O)



- **Note** This is an internal signal that is output when the clock stop instruction is executed. Its circuit is designed not to increase the current consumption due to noise even if it is floated.
- (3) P1B (P1B3, P1B2/PWM2, P1B1/PWM1, P1B0/PWM0) (output)




(4) P0D (P0D3/AD3, P0D2/AD2, P0D1/AD1, P0D0/AD0) (input)




Note This is an internal signal that is output when the clock stop instruction is executed. Its circuit is designed not to increase the current consumption due to noise even if it is floated.

(5) P1A (P1A1) (input)




Note This is an internal signal output on execution of the clock stop instruction. Its circuit is designed not to increase the current consumption due to noise even if the pin is floated.

(6) P1C (P1C3/AD5, P1C2/AD4) (input)



Note This is an internal signal output on execution of the clock stop instruction. Its circuit is designed not to increase the current consumption due to noise even if the pin is floated.

(7) P1C (P1C1/AMIFC, P1C0/FMIFC) (input)




Note This is an internal signal output on execution of the clock stop instruction. Its circuit is designed not to increase the current consumption due to noise even if the pin is floated.

(8) CE


NEC

RESET INT0, INT1, INT2 P1A (P1A3/INT4, P1A2/INT3, P1A0/TM0G)


(Schmitt-triggered input)




(9) XOUT (output), XIN (input)



(10) EO1, EO0 (output)



(11) VCOH, VCOL (input)



1.3 Connections of Unused Pins

It is recommended to connect unused pins as follows.

Table 1-1. Connections of Unused Pins (1/2)

	Pin Name	I/O Mode	Recommended Connection
Port pin	P0D3/AD3 to P0D0/AD0	Input	Independently connect to GND via a resistorNote 1.
	P1C3/AD5		
	P1C2/AD4		
	P1C1/AMIFC ^{Note 2}		Set to port mode and individually connect to V_{DD} or GND
	P1C0/FMIFCNote 2		via a resistor ^{Note 1} .
	P1A3/INT4		Independently connect to GND via a resistorNote 1.
	P1A2/INT3		
	P1A1		
	P1A0/TM0G		
	P1B3	N-ch open-drain	Set to low-level output by software and leave open.
	P1B2/PWM2 to P1B0/PWM0	output	
	P0A3/SDA	I/O ^{Note 3}	Set to general-purpose input port mode by software and
	P0A2/SCL		independently connect to VDD or GND via a resistorNote 1.
	P0A1/SCK0		
	P0A0/SO0		
	P0B3/SI0		
	P0B2/SCK1		
	P0B1/SO1		
	P0B0/SI1		
	P0C3 to P0C0		
	P1D3		
	P1D2		
	P1D1/BEEP1		
	P1D0/BEEP0		
	P2A2		
	P2A1/FCG1		
	P2A0/FCG0		
	P2B3 to P2B0		
	P2C3 to P2C0		
	P2D2 to P2D0		

- **Notes 1.** If a pin is externally pulled up (connected to V_{DD} via a resistor) or pulled down (connected to GND via a resistor) with a high resistance, the pin almost enters a high-impedance state, increasing the current (through-current) consumption of the port. Generally, the resistance of a pull-up or pull-down resistor is several 10 k Ω , although it depends on the application circuit.
 - 2. Do not set these pins as AMIFC and FMIFC pins; otherwise, the current consumption will increase.
 - 3. The I/O ports are set in the general-purpose I/O port mode at power-on reset, when reset by the $\overline{\text{RESET}}$ pin, or when reset by an overflow or underflow of the watchdog timer or the stack.

	Pin Name	I/O Mode	Recommended Connection								
Port pin	P3A3 to P3A0	I/ONote 2	Set in general-purpose input port mode by software and								
	P3B3 to P3B0		independently connect to V_{DD} or GND via a resistor $^{\text{Note 1}}.$								
	P3C3 to P3C0										
	P3D3 to P3D0										
Non-port	CE	Input	Connect to VDD via a resistorNote 1.								
pins	EO1	Output	Leave open								
	EO0										
	INT0 to INT2	Input	Independently connect to GND via a resistorNote 1.								
	RESET	Input	Connect to V _{DD} via a resistor ^{Note 1} .								
	TEST	-	Directly connect to GND.								
	VCOH	Input	Disable PLL via software and leave open.								
	VCOL										

Table 1-1. Connections of Unused Pins (2/2)

- Notes 1. If a pin is externally pulled up (connected to V_{DD} via a resistor) or pulled down (connected to GND via a resistor) with a high resistance, the pin almost enters a high-impedance state, increasing the current (through-current) consumption of the port. Generally, the resistance of a pull-up or pull-down resistor is several 10 kΩ, although it depends on the application circuit.
 - 2. The I/O ports are set in the general-purpose input port mode at power-on reset, when reset by the $\overline{\text{RESET}}$ pin, or when reset by an overflow or underflow of the watchdog timer or the stack.

1.4 Cautions on Using CE, INT0 to INT4, and RESET Pins


The CE, INT0 to INT4, and $\overrightarrow{\text{RESET}}$ pins have a function to set a test mode in which the internal operations of the μ PD17709A are tested (IC test), in addition to the functions listed in **1.1 Pin Function List**.

When a voltage exceeding V_{DD} is applied to any of these pins, the device is set in the test mode. If a noise exceeding V_{DD} is superimposed during normal operation, therefore, the test mode is set by mistake, affecting the normal operation.

Especially if the wiring length of pins is too long, noise is superimposed on these pins. In consequence, the above problem occurs.

Therefore, keep the wiring length as short as possible to prevent noise from being superimposed. If superimposition of noise is unavoidable, connect an external component as illustrated below to suppress the noise.


 Connect a diode with a low VF between the pin and VDD. Connect a capacitor between the pin and VDD.



1.5 Cautions on Using TEST Pin

When VDD is applied to the TEST pin, the device is set in the test mode. Therefore, be sure to keep the wiring length of this pin as short as possible, and directly connect it to the GND pin.

If the wiring length between the TEST pin and GND pin is too long, or if external noise is superimposed on the TEST pin, generating a potential difference between the TEST pin and GND pin, your program may not run normally.




2. PROGRAM MEMORY (ROM)


2.1 Outline of Program Memory

Figure 2-1 outlines the program memory.

As shown in this figure, the addresses of the program memory are specified by the program counter. The program memory has the following two major functions.

- To store programs
- To store constant data





2.2 Program Memory

Figure 2-2 shows the configuration of the program memory.

As shown in this figure, the μ PD17704A has 16 KB (8192 × 16 bits) of program memory, the μ PD17705A and 17707A have 24 KB (12288 \times 16 bits), and the μ PD17708A and 17709A have 32 KB (16384 \times 16 bits).

Therefore, the program memory addresses of the μ PD17704A are 0000H to 1FFFH, those of the μ PD17705A, 17707A are 0000H to 2FFFH, and those of the μ PD17708A and 17709A are 0000H to 3FFFH.

Because all instructions are one-word instructions, one instruction can be stored in one address of the program memory.

The contents of the program memory are read to the data buffer as constant data by using a table reference instruction.




Figure 2-2. Configuration of Program Memory

2.3 Program Counter

2.3.1 Configuration of program counter

Figure 2-3 shows the configuration of the program counter.

As shown in this figure, the program counter consists of a 13-bit binary counter and a 1-bit segment register (SGR). Bits 11 and 12 of the program counter indicate a page.

The program counter specifies an address of the program memory.

Figure 2-3. Configuration of Program Counter

SGR ^{Note}	PC12	PC11	PC ₁₀	PC ₉	PC ₈	PC7	PC ₆	PC₅	PC ₄	PC₃	PC ₂	PC1	PC₀
	Pa	ge 🕨											
-						P	С						

Note This bit is fixed to 0 in the μ PD17704A.

2.3.2 Segment register (SGR)

The segment register specifies a segment of the program memory.

Table 2-1 shows the relationship between the segment register and program memory.

The segment register is set only when the SYSCAL entry instruction is executed.

Remark The segment register is not available in the μ PD17704A.

Table 2-1. Relationship Between Segment Register and Program Memory

Value of Segment Register	Segment of Program Memory
0	Segment 0
1	Segment 1

2.4 Flow of Program

The flow of the program is controlled by the program counter, which specifies an address of the program memory.

The program flow when each instruction is executed is described below.

Figure 2-5 shows the value that is set to the program counter when each instruction is executed.

Table 2-2 shows the vector address when an interrupt is acknowledged.

2.4.1 Branch instruction

(1) Direct branch ("BR addr")

The branch destination address of the direct branch instruction is in the same segment of the program memory. In other words, a branch exceeding a segment cannot be executed.

(2) Indirect branch ("BR @AR")

The branch destination addresses of the indirect branch instruction are all the addresses of the program memory, i.e., addresses 0000H to 1FFFH for the μ PD17704A, addresses 0000H to 2FFFH for the μ PD17705A, 17707A, and 0000H to 3FFFH for the μ PD17708A and 17709A. For further information, also refer to **5.3 Address Register (AR)**.

2.4.2 Subroutine

(1) Direct subroutine call ("CALL addr")

The first address of a subroutine that can be called by the direct subroutine instruction is in page 0 of each segment (addresses 0000H to 07FFH).

(2) Indirect subroutine call (CALL @AR)

The first addresses of a subroutine that can be called by the indirect subroutine call instruction are all the addresses of the program memory, i.e., addresses 0000H to 1FFFH for the μ PD17704A, addresses 0000H to 2FFFH for the μ PD17705A, 17707A, and 0000H to 3FFFH for the μ PD17708A and 17709A. For further information, also refer to **5.3 Address Register (AR)**.

2.4.3 Table reference

The addresses that can be referenced by the table reference instruction ("MOVT DBF, @AR") are all the addresses of the program memory, i.e., addresses 0000H to 1FFFH for the μ PD17704A, addresses 0000H to 2FFFH for the μ PD17705A, 17707A, and 0000H to 3FFFH for the μ PD17708A and 17709A.

For further information, also refer to **5.3 Address Register (AR)** and **9.2.2 Table reference instruction** (MOVT, DBF, @AR).

2.4.4 System call

The first address of a subroutine that can be called by the system call instruction ("SYSCAL entry") is the first 16 steps of each block (blocks 0 to 7) in page 0 of segment 1 (system segment).

Remark The system call instruction is not available in the μ PD17704A.




Figure 2-4. Outline of System Call Instruction

Prog	ram counter					Conte	ents o	f prog	ram c	ounte	r (PC)						
Instruction		SGR	b 12	b 11	b 10	b∍	b	b7	b6	b₅	b4	b₃	b2	b1	bo		
BR addr	Page 0		0	0													
	Page 1	Re-	0	1													
	Page 2	tained	1	0	- Operand of instruction (addr)												
	Page 3		1	1	-			Opera	and of	instru	LCLION	(addr)			►		
CALL addr		Re- tained	0	0	Operand of instruction (addr)												
SYSCAL entry		1	0	0	4	entry⊦		0	0	0	0	-	en	try∟			
BR @AR																	
CALL @AR																	
MOVT DBF, @AR		Contents of address register												►			
RET																	
RETSK		Contents of address stack register (ASR) (return address)															
RETI		specified by stack pointer (SP)												►			
Other instructions		Re-						Inor									
(including skip instruc	ction)	tained						Incr	ement								
When interrupt is ack	nowledged	0	-			Vec	tor ac	ldress	of ea	ch int	errupt						
Power-on reset,																	
watchdog timer reset	,		0	_		0	0										
RESET pin,		0	0	0	0	U	0	0	0	0	0	0	0	0	0		
CE reset																	

Figure 2-5. Value of Program Counter Upon Execution of Instruction

entry_H: Higher 3 bits of entry

entry_L: Lower 4 bits of entry

Remark The segment register and system call instruction are not available in the μ PD17704A.

Order	Internal/External	Interrupt Source	Vector Address
1	External	Falling edge of CE pin	00CH
2	External	INT0 pin	00BH
3	External	INT1 pin	00AH
4	External	INT2 pin	009H
5	External	INT3 pin	008H
6	External	INT4 pin	007H
7	Internal	Timer 0	006H
8	Internal	Timer 1	005H
9	Internal	Timer 2	004H
10	Internal	Timer 3	003H
11	Internal	Serial interface 0	002H
12	Internal	Serial interface 1	001H

Table 2-2. Interrupt Vector Address

2.5 Cautions on Using Program Memory

2.5.1 Last address in each segment

The segment register is not connected to the binary counter.

Therefore, address 0000H of segment 0 is specified next to address 1FFFH, which is the last address of segment 0.

To specify between segments, a dedicated instruction such as an indirect branch, indirect subroutine call, or system call instruction is used.

Remark The segment register and system call instruction are not available in the μ PD17704A.

3. ADDRESS STACK (ASK)

3.1 Outline of Address Stack

Figure 3-1 outlines the address stack.


The address stack consists of a stack pointer and address stack registers.

The address of an address stack register is specified by the stack pointer.

The address stack saves a return address when a subroutine call instruction is executed or when an interrupt is acknowledged.

The address stack is also used when the table reference instruction is executed.

Figure 3-1. Outline of Address Stack



3.2 Address Stack Register (ASR)

Figure 3-2 shows the configuration of the address stack register.

The address stack register consists of sixteen 16-bit registers ASR0 to ASR15. Actually, however, it consists of fifteen 16-bit registers (ASR0 to ASR14) because no register is allocated to ASR15.

The address stack saves a return address when a subroutine is called, when an interrupt is acknowledged, and when the table reference instruction is executed.

6	tack p	oint	or	1						Addr	000	stack	roais	tor ()							
	(SF									, .uui	000 0	nuon	. ogia			,					
	Bi				Address								В	it							
b₃	b2	b1	bo			b 15	b14	b 13	b 12	b11	b 10	b9	b	b7	b6	b₅	b4	bз	b2	b1	bo
SP3	SP2	SP1	SP0		он																
									+			+	AS	но 			+			⊦	+
					1H		1			I	I		AS	R1		I	l	1	I	I	1
					2H				+			+					+			+	+
													AS	R2							
					ЗН												+				+
								+	+			⊦∔	AS	R3		⊢	+			⊦	+
					4H								AS	R/							
									+			+				+	+			⊦	+
					5H		1	I	I	I	I		AS	R5	I	I	I	1	I	I	I
					6H			·	+								+				+
							1	1	1	I	1	1 1	AS	R6	1	I	I	1	1	1	1
				-	7H													1		[
									+			+	AS	К7 		+	+			⊦	+
					8H		I			l	I		AS	R8		l		I	I		
					9H				+			+					+			+	+
				-									AS	R9							
					AH												+	1			1
							.		+			+	ASI	R10			+		.	⊦	+
				-	BH								ASF	211							
									+			+	7.01				+			<u> </u>	+
				-	СН		I	I	I	I	I		ASI	R12	I	I	I	I	I	I	I
					DH				+								+				+
								1	ı				ASF	R13	ı		I		1	1	
				-	EH]		[·				[[]		[
													ASI	R14			+			 	+
				L	FH							ASR1	15 (1	Indef	ined)		I			I	
							1	1		1							1	1	1	1	1

Figure 3-2. Configuration of Address Stack Register

3.3 Stack Pointer (SP)

3.3.1 Configuration and function of stack pointer

Figure 3-3 shows the configuration and functions of the stack pointer.

The stack pointer consists of a 4-bit binary counter.

It specifies the address of an address stack register.

A value can be directly read from or written to the stack pointer by using a register manipulation instruction.

Figure 3-3. Configuration and Function of Stack Pointer

Name	FI	ag s	ymb	ol	Address	Read/write	
	bз	-	b1	bo			
Stack pointer			(01H	R/W	
(SP)	s	s	S	S			
	P	Р	Р	P			
	3	2	1	0			
	 ~	-	~				
					5	Specifies addres	s of address stack register (ASR)
	0	0	0	0	Address 0 (AS	SR0)	
	0	0	0	1	Address 1 (AS	SR1)	
	0	0	1	0	Address 2 (AS	SR2)	
	0	0	1	1	Address 3 (AS	SR3)	
	0	1	0	0	Address 4 (AS	SR4)	
	0	1	0	1	Address 5 (AS	SR5)	
	0	1	1	0	Address 6 (AS	SR6)	
	0	1	1	1	Address 7 (AS	SR7)	
	1	0	0	0	Address 8 (AS	SR8)	
	1	0	0	1	Address 9 (AS	SR9)	
	1	0	1	0	Address 10 (A	SR10)	
	1	0	1	1	Address 11 (A	SR11)	
	1	1	0	0	Address 12 (A	SR12)	
	1	1	0	1	Address 13 (A	SR13)	
	1	1	1	0	Address 14 (A	SR14)	
	1	1	1	1	Setting prohibi	ited	
	-						

reset	Power-on reset	1	1	1	1
er re:	WDT&SP reset	1	1	1	1
After	CE reset	1	1	1	1
Clo	ock stop	Re	etain	ed	

Power-on reset: Reset by RESET pin up on power application

WDT&SP reset: Reset by watchdog timer and stack pointer

CE reset: CE reset

Clock stop: Upon execution of clock stop instruction

3.4 Operation of Address Stack

3.4.1 Subroutine call instruction ("CALL addr", "CALL @AR") and return instruction ("RET", "RETSK")

When a subroutine call instruction is executed, the value of the stack pointer is decremented by one, and the return address is stored in the address stack register specified by the stack pointer.

When the return instruction is executed, the contents of the address stack register (return address) specified by the stack pointer are restored to the program counter, and the value of the stack pointer is incremented by one.

3.4.2 Table reference instruction ("MOVT DBF, @AR")

When the table reference instruction is executed, the value of the stack pointer is incremented by one, and the return address is stored in the address stack register specified by the stack pointer.

Next, the contents of the program memory specified by the address register are read to the data buffer, the contents of the address stack register (return value) specified by the stack pointer are restored to the program counter, and the value of the stack pointer is incremented by one.

3.4.3 When interrupt is acknowledged and on execution of return instruction ("RETI")

When an interrupt is acknowledged, the value of the stack pointer is decremented by one, and the return address is stored in the address stack register specified by the stack pointer.

When the return instruction is executed, the contents of an address stack register (return value) specified by the stack pointer are restored to the program counter, and the value of the stack pointer is incremented by one.

3.4.4 Address stack manipulation instruction ("PUSH AR", "POP AR")

When the "PUSH" instruction is executed, the value of the stack pointer is decremented by one, and the contents of the address register are transferred to the address stack register specified by the stack pointer.

When the "POP" instruction is executed, the contents of an address stack register specified by the stack pointer are transferred to the address register, and the value of the stack pointer is incremented by one.

3.4.5 System call instruction ("SYSCAL entry") and return instruction ("RET", "RETSK")

When the "SYSCAL entry" instruction is executed, the value of the stack pointer is decremented by one, and the return address and the value of the segment register are stored in the address stack register specified by the stack pointer.

When the return instruction is executed, the contents of an address stack register (return value) specified by the stack pointer are restored to the program counter and segment register, and the value of the stack pointer is incremented by one.

Remark The segment register and system call instruction are not available in the μ PD17704A.

3.5 Cautions on Using Address Stack

3.5.1 Nesting level and operation on overflow

The value of address stack register (ASR15) is undefined when the value of the stack pointer is 0FH. Accordingly, if a subroutine call or system call exceeding 15 levels or an interrupt is used without manipulating the stack, execution returns to an undefined address.

3.5.2 Reset on detection of overflow or underflow of address stack

Whether the device is reset on detection of overflow or underflow of the address stack can be specified by program. After reset, the program is started from address 0, and some control registers are initialized.

This reset function is valid after power-on reset or reset by the RESET pin. For details, refer to **21. RESET**.

4. DATA MEMORY (RAM)

4.1 Outline of Data Memory


Figure 4-1 outlines the data memory.

As shown in the figure, system registers, a data buffer, port registers, and port I/O selection registers are located on the data memory.

The data memory stores data, transfers data with the peripheral hardware or ports, and controls the CPU.

Figure 4-1. Outline of Data Memory (1/3)


(a) µPD17709A



Note Port I/O selection registers are allocated to addresses 60H to 6FH of BANK 15.

Figure 4-1. Outline of Data Memory (2/3)

(b) μ PD17707A, 17708A




Note Port I/O selection registers are allocated to addresses 60H to 6FH of BANK 15.

Cautions 1. The $\mu\text{PD17707A}$ and 17708A do not have BANKs 10 to 14.

2. Nothing is allocated to addresses 00H to 5FH of BANK15.

Figure 4-1. Outline of Data Memory (3/3)



Note Port I/O selection registers are allocated to addresses 60H to 6FH of BANK 15.

Cautions 1. The μ PD17704A and 17705A do not have BANKs 6 to 14.

2. Nothing is allocated to addresses 00H to 5FH of BANK15.

4.2 Configuration and Function of Data Memory

Figure 4-2 shows the configuration of the data memory.

As shown in this figure, the data memory is divided into several banks with each bank made up of a total of 128 nibbles with 7H row addresses and 0FH column addresses.

The data memory can be divided into five functional blocks. Each block is described in **4.2.1** through **4.2.5** below.

The contents of the data memory can be operated on, compared, judged, and transferred in 4-bit units with a single data memory manipulation instruction.

Table 4-1 lists the data memory manipulation instructions.

4.2.1 System registers (SYSREG)

The system registers are allocated to addresses 74H to 7FH.

Because the system registers are allocated to all banks, the same system registers exist at addresses 74H to 7FH of any bank.

For details, refer to 5. SYSTEM REGISTER (SYSREG).

4.2.2 Data buffer (DBF)

The data buffer is allocated to addresses 0CH to 0FH of BANK 0. For details, refer to **9. DATA BUFFER (DBF)**.

4.2.3 Port registers

The port registers are allocated to addresses 70H to 73H of BANKs 0 to 3. For details, refer to **11. GENERAL-PURPOSE PORTS**.

4.2.4 Port I/O selection registers

Port I/O selection registers are allocated to addresses 60H to 6FH of BANK15. For details, refer to **8.4 Port I/O Selection Register**.

4.2.5 General-purpose data memory

The general-purpose data memory is allocated to the addresses of the data memory excluding those of the system registers, port registers, and port I/O selection registers.

(a) μ PD17709A

The general-purpose data memory of the μ PD17709A consists of a total of 1776 nibbles of the 112 nibbles each of BANKs 0 to 15 (BANK15 only has 96 nibbles).

(b) µPD17707A, 17708A


The general-purpose data memory of the μ PD17707A and 17708A consists of a total of 1120 nibbles of the 112 nibbles each of BANKs 0 to 9.

(c) μ PD17704A, 17705A

The general-purpose data memory of the μ PD17704A and 17705A consists of a total of 672 nibbles of the 112 nibbles each of BANKs 0 to 5.

Figure 4-2. Configuration of Data Memory (1/3)


(a) µPD17709A



Note An identical system register exists.

Figure 4-2. Configuration of Data Memory (2/3)

(b) µPD17707A, 17708A




Note An identical system register exists.

Cautions 1. The μ PD17707A and 17708A do not have BANKs 10 to 14. 2. Nothing is allocated to addresses 00H to 5FH of BANK15.

Figure 4-2. Configuration of Data Memory (3/3)

(c) μ PD17704A, 17705A



Note An identical system register exists.

Cautions 1. The μ PD17704A and 17705A do not have BANKs 6 to 14. 2. Nothing is allocated to addresses 00H to 5FH of BANK15.

Fun	ction	Instruction
Operation	Add	ADD ADDC
	Subtract	SUB SUBC
	Logic	AND OR XOR
Compare		SKE SKGE SKLT SKNE
Transfer		MOV LD ST
Judge		SKT SKF

Table 4-1. Data Memory Manipulation Instructions

4.3 Data Memory Addressing

Figure 4-3 shows address specification of the data memory.

An address of the data memory is specified by a bank, row address, and column address.

A row address and a column address are directly specified by a data memory manipulation instruction.

However, a bank is specified by the contents of a bank register.

For details of the bank register, refer to 5. SYSTEM REGISTER (SYSREG).

		Ва	nk		Rov	v addı	ress	Co	Column address			
	b₃	b2	b1	b₀	b2	b₁	bo	b₃	b2	bı	b₀	
Data memory address	Bank register				Instruction operand							
	-			-	4							

4.4 Cautions on Using Data Memory

4.4.1 After power-on reset

The contents of the general-purpose data memory are undefined after power-on reset. Initialize the data memory as necessary.

4.4.2 Cautions on data memory not provided

If a data memory manipulation instruction that reads the data memory is executed to a data memory address that is not provided, undefined data is read.

Nothing is changed even if data is written to such an address.

5. SYSTEM REGISTERS (SYSREG)


5.1 Outline of System Registers


Figure 5-1 shows the location of the system registers on the data memory and their outline.

As shown in the figure, the system registers are allocated to addresses 74H to 7FH of all the banks of the data memory. Therefore, identical system registers exist at addresses 74H to 7FH of any bank.

Because the system registers are located on the data memory, they can be manipulated by all data memory manipulation instructions.

Seven types of system registers are available classified by function.





Remark The μ PD17704A and 17705A do not have BANK 6 to 14. The μ PD17707A and 17708A do not have BANK 10 to 14.

							/							
Address	74H	75H	76H	77H	78H	79H	7AH	7BH	7CH	7DH	7EH	7FH		
Name		Address	register		Window	Bank	Ir	Index register			Index register		General r	Program
		(A	R)		register	register		(IX) pointer (RI		status				
					(WR)	(BANK)	Data memory row			Data memory row			word	
							address p	ointer (MP)				(PSWORD)		
Function	Contro	ls program	memory a	address	Transfers	Specifies	Modifies a	Modifies address of data memory Specifies				Controls		
					data with	bank of			address of		of	operation		
					register	data				general re	egister			
					file	memory								

5.2 System Register List

Figure 5-2 shows the configurations of the system registers.

Figure 5-2. Configuration of System Registers

Address	74H	75H	76H	77H	78H	79H	7AH	7BH	7CH	7DH	7EH	7FH		
Name						System registers								
		Address	s register		Window	Bank	lr	ndex regist	er	General r	egister	Program		
		(A	R)		register	register		(IX)		pointer (F	RP)	status word		
					(WR)	(BANK)	Data mem	ory row				(PSWORD)		
						address pointer (MP)								
Symbol	AR3	AR2	AR1	AR0	WR	BANK	IXH	IXM	IXL	RPH	RPL	. PSW		
							MPH	MPL						
Bit	b3 b2 b1 b0	b3 b2 b1 b0	b3 b2 b1 b0	b3 b2 b1 b0	b3 b2 b1 b0	b3 b2 b1	bo b3 b2 b1 b0							
Data							М	(IX)				BCCZI		
							P 0			- (RP	') -	СМҮХ		
							E	(MP)				D P E		

5.3 Address Register (AR)

5.3.1 Configuration of address register

Figure 5-3 shows the configuration of the address register.

As shown in the figure, the address register consists of 16 bits at system register addresses 74H to 77H (AR3 to AR0).

—			- 41															
	Address		74	ŀΗ		75H				76H				77H				
	Name						Address register (AR)											
	Symbol		AR3			AR2				AR1				AR0				
	Bit b3 b2 b1		bo	b₃	b2	bı	b٥	b₃	b2	bı	bo	b₃	b2	b1	b٥			
	Data	́М		1 1 1 1 1				1 1 1 1 1					1 1 1 1 1				_ L	
				 				 					 				S	
		B >		 				1 					1 				B	
set	Power-on reset		C)		0			0				0					
After reset	WDT&SP reset		0		0				()			()				
Afte	CE reset		0			()		0				0					
	Clock stop		Retained		Retained			Retained				Retained						

Figure 5-3. Configuration of Address Register

Power-on reset: Reset by RESET pin on power application

WDT&SP reset: Reset by watchdog timer and stack pointer

CE reset: CE reset

Clock stop:

On execution of clock stop instruction

5.3.2 Function of address register

The address register specifies a program memory address when the table reference instruction ("MOVT DBF, @AR"), stack manipulation instruction ("PUSH AR", "POP AR"), indirect branch instruction ("BR @AR"), or indirect subroutine call instruction ("CALL @AR") is executed.

A dedicated instruction ("INC AR") is available that can increment the contents of the address instruction by one.

The following paragraphs (1) through (5) describe the operation of the address register when the respective instructions are executed.

(1) Table reference instruction ("MOVT DBF, @AR")

When the table reference instruction is executed, the constant data (16 bits) of a program memory address specified by the contents of the address register are read to the data buffer.

The constant data that can be specified by the address register is stored to address 0000H to 1FFFH in the case of μ PD17704A, address 0000H to 2FFFH in the case of the μ PD17705A and 17707A, and address 0000H to 3FFFH in the case of the μ PD17708A and 17709A.

(2) Stack manipulation instruction ("PUSH AR", "POP AR")

When the "PUSH AR" instruction is executed, the value of the stack pointer is decremented by one, and the contents of the address register (AR) are transferred to an address stack register specified by the stack pointer whose value has been decremented by one.

When the "POP AR" instruction is executed, the contents of an address stack register specified by the stack pointer are transferred to the address register, and the value of the stack pointer is incremented by one.

(3) Indirect branch instruction ("BR @AR")

When this instruction is executed, the program branches to a program memory address specified by the contents of the address register.

The branch address that can be specified by the address register is 0000H to 1FFFH in the case of μ PD17704A, 0000H to 2FFFH in the case of the μ PD17705A and 17707A, and 0000H to 3FFFH in the case of the μ PD17705A and 17708A and 17709A.

(4) Indirect subroutine call instruction ("CALL @AR")

The subroutine at a program memory address specified by the contents of the address register can be called.

The first address of the subroutine that can be specified by the address register is 0000H to 1FFFH in the case of the μ PD17704A, 0000H to 2FFFH in the case of the μ PD17705A and 17707A, and 0000H to 3FFFH in the case of the μ PD17708A and 17709A.

(5) Address register increment instruction ("INC AR")

This instruction increments the contents of the address register by one.

5.3.3 Address register and data buffer

The address register can transfer data as part of the peripheral hardware via the data buffer. For details, refer to **9. DATA BUFFER (DBF)**.

5.3.4 Cautions on using address register

Because the address register is configured in 16 bits, it can specify an address up to FFFFH.

However, the program memory exists at addresses 0000H to 1FFFH in the case of μ PD17704A, 0000H to 2FFFH in the case of the μ PD17705A and 17707A and 0000H to 3FFFH in the case of the μ PD17708A and 17709A.

Therefore, the maximum value that can be set to the address register of the μ PD17704 is address 1FFFH. In the case of the μ PD17705A and 17707A, it is address 2FFFH. In the case of the μ PD17708A and 17709A, it is address 3FFFH.

5.4 Window Register (WR)

5.4.1 Configuration of window register

Figure 5-4 shows the configuration of the window register.

As shown in the figure, the window register consists of 4 bits at system register address 78H (WR).

	Address	78H							
	Address	700							
	Name	Window register							
		(WR)							
	Symbol		V	/R					
	Bit	bз	b2	bı	b₀				
	Data								
		М			L				
		s			s				
		В			В				
		- ~			 ►				
set	Power-on reset		Unde	efined					
After reset	WDT&SP reset	Retained							
Aft	CE reset								
	Clock stop								

Figure 5-4. Configuration of Window Register

5.4.2 Function of window register

The window register is used to transfer data with the register file (RF) to be described later.

Data transfer between the window register and register file is manipulated by using dedicated instructions "PEEK WR, rf" and "POKE, rf WR" (rf: address of register file).

The following paragraphs (1) and (2) describe the operation of the window register when these instructions are executed.

For further information, also refer to 8. REGISTER FILE (RF).

(1) "PEEK WR, rf" instruction

When this instruction is executed, the contents of the register file addressed by "rf" are transferred to the window register.

(2) "POKE rf, WR" instruction

When this instruction is executed, the contents of the window register are transferred to the register file addressed by "rf".

5.5 Bank Register (BANK)

5.5.1 Configuration of bank register

Figure 5-5 shows the configuration of the bank register.

As shown in the figure, the bank register consists of 4 bits at system register address 79H (BANK).

	Address	79H						
	Name	E	Bank ı	regist	ər			
			(BA	NK)				
	Symbol		BA	NK				
	Bit	bз	b2	bı	b٥			
	Data	Â			^ L			
		s		1 1 1	S			
		B ~		i i i i i	B			
set	Power-on reset			0				
After reset	WDT&SP reset 0							
Aft	CE reset	0						
	Clock stop		Reta	ained				

Figure 5-5. Configuration of Bank Register

5.5.2 Function of bank register

The bank register specifies a bank of the data memory.

Table 5-1 shows the relationships between the value of the bank register and a bank of the data memory that is specified.

Because the bank register is one of the system registers, its contents can be rewritten regardless of the bank currently specified.

When manipulating a bank register, therefore, the status of the bank at that time is irrelevant.

В	ank F	Regis	ter	Bank of Data		B	ank F	Regis	ter	Bank of Data
	(BA	NK)		Memory		(BANK)				Memory
b₃	b2	b1	b₀			b₃	b2	b1	b٥	
0	0	0	0	BANK0		1	0	0	0	BANK8 ^{Note}
0	0	0	1	BANK1	1	1	0	0	1	BANK9 ^{Note}
0	0	1	0	BANK2		1	0	1	0	BANK10 ^{Note}
0	0	1	1	BANK3		1	0	1	¦ 1	BANK11 ^{Note}
0	1	0	0	BANK4		1	1	0	0	BANK12 ^{Note}
0	1	0	1	BANK5	1	1	1	0	¦ 1	BANK13 ^{Note}
0	1	1	0	BANK6 ^{Note}		1	1	1	0	BANK14 ^{Note}
0	1	1	1	BANK7 ^{Note}		1	1	1	1	BANK15

Table 5-1. Data Memory Bank Specification

Note Do not set BANKs 6 to 14 in the μ PD17704A and 17705A, and BANKs 10 to 14 in the μ PD17707A and 17708A because these banks are not provided.

Caution The area to which the data memory is allocated varies depending on the model. For details, refer to Figure 4-2 Configuration of Data Memory.

5.6 Index Register (IX) and Data Memory Row Address Pointer (MP: Memory Pointer)

5.6.1 Configuration of index register and data memory row address pointer

Figure 5-6 shows the configuration of the index register and data memory row address pointer.

As shown in the figure, the index register consists of an index register (IX) made up of 11 bits (the lower 3 bits (IXH) at system register address 7AH, 7BH, and 7CH (IXM, IXL)) and an index enable flag (IXE) at the least significant bit position of 7FH (PSW).

The data memory row address pointer (memory pointer) consists of a data memory row address pointer (MP) that is made up of 7 bits of the lower 3 bits at 7AH (MPH) and 7BH (MPL), and a data memory row address pointer enable flag (memory pointer enable flag: MPE) at the most significant bit position of 7AH (MPH).

In other words, the higher 7 bits of the index register are shared with the data memory row address pointer.

	Address		7/	٩H			71	BH			70	СН			71	ΕH		7FH			
	Name					Ind	ex re	gister	(IX)								Pr	rograr	ogram status word		
				Mem	ory po	ointer	(MP)										(P	swo	SWORD)		
	Symbol	IXH			IXM				D	КL							PS	SW			
		МРН		MPL																	
	Bit	b₃	b2	b1	bo	bз	b2	b1	bo	bз	b2	b1	bo	bз	b2	b1	bo	bз	b2	bı	bo
	Data	М	Â					- - - -				1 1 1	Ê								
								1			I I				 	 					
		Р	S					, , ,			, , ,		S		, , ,	 					Х
		Е	B ~				Ľ	×	1		 	 	В ~			 	 				E
		-	Â					 	Ê		- - - - - - - - - - - - - - - - - - -	 	-		- 	- 					
			s					1 1 1	s		 		1 1 1		 	 					
		-	B		М	IP		 	B			 	 								
set	Power-on reset		(0				0		0										0	
After reset	WDT&SP reset		0				0				0									0	
Aft	CE reset		0		0			0										0			
	Clock stop		Retained		Retained				Reta	ained									R		

Figure 5-6. Configuration of Index Register and Data Memory Row Address Pointer

R: Retained

5.6.2 Functions of index register and data memory row address pointer

The index register and data memory row address pointer modify the addresses of the data memory. The following paragraphs (1) and (2) describe their functions.

A dedicated instruction ("INC IX") that increments the value of the index register by one is available. For details of address modification, refer to **7. ALU (Arithmetic Logic Unit) BLOCK**.

(1) Index register (IX)

When a data memory manipulation instruction is executed, the data memory address is modified by the contents of the index register.

This modification, however, is valid only when the IXE flag is set to 1.

To modify the address, the bank, row address, and column address of the data memory are ORed with the contents of the index register, and the instruction is executed to a data memory address (called real address) specified by the result of this OR operation.

All data memory manipulation instructions are subject to address modification by the index register. The following instructions, however, are not subject to address modification by the index register.

INC	AR	RORC	r
INX	IX	CALL	addr
MOVT	DBF, @AR	CALL	@AR
PUSH	AR	RET	
POP	AR	RETSK	
PEEK	WR,rf	RETI	
POKE	rf,WR	EI	
GET	DBF,p	DI	
PUT	p, DBF	STOP s	6
BR	addr	HALT h	
BR	@AR	NOP	
PUSH POP PEEK POKE GET PUT BR	AR AR WR,rf rf,WR DBF,p p, DBF addr	RET RETSK RETI EI DI STOP s HALT h	5

(2) Data memory row address pointer (MP)

When the general register indirect transfer instruction ("MOV @r,m" or "MOV m,@r") is executed, the indirect transfer destination address is modified.

This modification, however, is valid only when the MPE flag is set to 1.

To modify the address, the bank and row address at the indirect transfer destination are replaced by the contents of the data memory row address pointer.

Instructions other than the general register indirect transfer instruction are not subject to address modification.

(3) Index register increment instruction ("INC IX")

This instruction increments the contents of the index register by one.

Because the index register is configured of 10 bits, its contents are incremented to 000H if the "INC IX" instruction is executed when the contents of the index register are 3FFH.

5.7 General Register Pointer (RP)

5.7.1 Configuration of General Register Pointer

Figure 5-7 shows the configuration of the general register pointer.

As shown in the figure, the general register pointer consists of 7 bits including 4 bits at system register address 7DH (RPH) and the higher 3 bits at address 7EH (RPL).

Figure 5-7.	Configuration	of General	Register Pointer	
	•••·····	•. •. •. •. •. •.		

_												
	Address		7[ЭΗ			78	ΕH				
	Name	Ger	neral i	regist	er poi	nter						
		(RP)									
	Symbol		RI	РН								
	Bit	b₃	b2	b₁	b٥	b₃	b2	b1	bo			
	Data	Â						\widehat{L}	 ⟨ B			
		s						S	С			
		B ~						B	D ~			
set	Power-on reset		(0			(0				
After reset	WDT&SP reset			0				0				
Aft	CE reset			0			(0				
	Clock stop Retained Retained											

5.7.2 Function of general register pointer

The general register pointer specifies a general register on the data memory.


Figure 5-8 shows the addresses of the general registers specified by the general register pointer.

As shown in the figure, a bank is specified by the higher 4 bits (RPH: address 7DH) of the general register pointer, and a row address is specified by the lower 3 bits (RPL: address 7EH).

Because the valid number of bits of the general register pointer is 7, all the row addresses (0H to 7FH) of all the banks can be specified as general registers.

For details of the operation of the general register, refer to 6. GENERAL REGISTER (GR).

Figure 5-8. Address of General Register Specified by General Register Pointer



Remark The μ PD17704A and 17705A do not have BANKs 6 to 14. The μ PD17707A and 17708A do not have BANKs 10 to 14.

Caution The area to which the data memory is allocated varies depending on the model. For details, refer to Figure 4-2 Configuration of Data Memory.

5.7.3 Cautions on using general register pointer

The least significant bit at address 7EH (RPL) of the general register pointer is allocated as the BCD flag of the program status word.

When rewriting RPL, therefore, pay attention to the value of the BCD flag.

5.8 Program Status Word (PSWORD)

5.8.1 Configuration of program status word

Figure 5-9 shows the configuration of the program status word.

As shown in the figure, the program status word consists of a total of 5 bits including the least significant bit at system register address 7EH (RPL) and 4 bits at address 7FH (PSW).

Each bit of the program status word has its own function. The 5 bits of the program status word are BCD flag (BCD), compare flag (CMP), carry flag (CY), zero flag (Z), and index enable flag (IXE).

	Address		71	ΞH			71	ΞH				
	Name				Prog	iram s	status	word	I			
		(PSWORD)										
	Symbol		R	PL		PSW						
	Bit	b₃	b2	bı	bo	b₃	b2	b1	bo			
	Data				В	С	С	Z	Ι			
					с	М	Y		х			
					D	Ρ			Е			
ët	Power-on reset			0		0						
After reset	WDT&SP reset			0			(0				
Afte	CE reset			0		0						
	Clock stop		Reta	ained		Retained						

Figure 5-9. Configuration of Program Status Word

5.8.2 Function of program status word

The program status word is a register that sets the conditions under which the ALU (Arithmetic Logic Unit) executes an operation or data transfer, or indicates the result of an operation.

Table 5-2 outlines the function of each flag of the program status word.

For details, refer to 7. ALU (Arithmetic Logic Unit) BLOCK.

Table 5-2. Outline of Function of Each Flag of Program Status Word

Word (PSWORD) RPL PSW b3 b2 b1 b0 b3 b2 b1 b0 b4 b7 b6 b2 b1 b0 b2 b1 b0 b5 b7 b7 b2 b1 b0 b2 b1	
b3 b2 b1 b0 b3 b2 b1 b0 b3 b2 b3 b2 b1 b0 b3 b2 b1 b0 b3 b3 b2 b1 b0 b3 b2 b1 b0 b3 b3 b2 b1 b0 b3 b2 b1 b0 b3 b3 b2 b1 b0 b3 b2 b1 b3 b2 b3 b3 b3 b3 b3 b3 b4 b3 b4 b3 b4 b3 b4 b3 b5 b3 b4 b3 b4 b4 b4 b4 b5 b4 b5 b4 b4 b4 b4 b4 <t< td=""><td></td></t<>	
B C Z I C M Y X D P E Flag Name Function	
C M Y X D P E Flag Name Function	
D P E Flag Name Function	
Flag Name Function	
Flag Name Function	
	morv
(IXE) manipulation instruction is executed.	
0: Does not modify	
1: Modifies	
Zero flag Indicates result of arithmetic operation is zero.	
(Z) Status of this flag differs depending on contents of	of compare
flag.	
Carry flag Indicates occurrence of carry or borrow as result	of execution
(CY) of addition or subtraction instruction.	
This flag is reset to 0 if no carry or borrow occu	ırs.
It is set to 1 if carry or borrow occurs.	
This flag is also used as shift bit of "RORC r" inst	truction.
Compare flag Indicates whether result of arithmetic operation is	s stored to
(CMP) data memory or general register.	
0: Stores result.	
1: Does not store result.	
BCD flag Indicates whether arithmetic operation is perform	ed in decimal
(BCD) or binary.	
0: Binary operation	
1: Decimal operation	

5.8.3 Cautions on using program status word

When an arithmetic operation (addition or subtraction) is executed to the program status word, the result of the arithmetic operation is stored.


For example, even if an operation that generates a carry is executed, if the result of the operation is 0000B, 0000B is stored to the PSW.


6. GENERAL REGISTER (GR)

6.1 Outline of General Register

Figure 6-1 outlines the general register.

As shown in the figure, the general register is specified in the data memory by the general register pointer. The bank and row address of the general register are specified by the general register pointer. The general register is used to transfer or operate data between data memory addresses.





Remark The μ PD17704A and 17705A do not have BANKs 6 to 14. The μ PD17707A and 17708A do not have BANKs 10 to 14.

6.2 General Register

The general register consists of 16 nibbles (16 \times 4 bits) of the same row address on the data memory.

For the range of the banks and row addresses that can be specified by the general register pointer as a general register, refer to **5.7 General Register Pointer (RP)**.

The 16 nibbles of the same row address specified as a general register operate or transfer data with the data memory by a single instruction.

In other words, operation or data transfer between data memory addresses can be executed by a single instruction.

The general register can be controlled by the data memory manipulation instruction, like the other data memory areas.

6.3 Generating Address of General Register by Each Instruction

The following sections **6.3.1** and **6.3.2** explain how the address of the general register is generated when each instruction is executed.

For details of the operation of each instruction, refer to 7. ALU (Arithmetic Logic Unit) BLOCK.

```
6.3.1 Add ("ADD r, m", "ADDC r, m"),
subtract ("SUB r, m", "SUBC r, m"),
logical operation ("AND r, m", "OR r, m", "XOR r, m"),
direct transfer ("LD r, m", "ST m, r"), and
rotation ("RORC r") instructions
```

Table 6-1 shows the address of the general register specified by operand "r" of an instruction. Operand "r" of an instruction specifies only a column address.

		Ba	Ink		Rov	v Addı	ress	Column Address					
	b₃	b2	b₁	b₀	b2	bı	b₀	b₃	b2	b₁	bo		
General register address	Cor	ntents	of ge	neral	registe	er poiı	nter	•		r			

6.3.2 Indirect transfer ("MOV @r, m", "MOV m, @r") instruction

Table 6-2 shows a general register address specified by instruction operand "r" and an indirect transfer address specified by "@r".

 Table 6-2. Generating Address of General Register

		Ba	ınk		Rov	v Add	ress	Column Address					
	b₃	b2	b1	bo	b2	b1	bo	b₃	b2	b1	b₀		
General register address	Cor	ntents	of ge	neral	register pointer			-	•				
Indirect transfer address	Same as data memory						с	Contents of "r"					

6.4 Cautions on Using General Register

6.4.1 Row address of general register

Because the row address of the general register is specified by the general register pointer, the currently specified bank may differ from the bank of the general register.

6.4.2 Operation between general register and immediate data

No instruction is available that executes an operation between the general register and immediate data.

To execute an operation between the general register and immediate data, the general register must be treated as a data memory area.

7. ALU (Arithmetic Logic Unit) BLOCK

7.1 Outline of ALU Block

Figure 7-1 outlines the ALU block.

As shown in the figure, the ALU block consists of an ALU, temporary registers A and B, program status word, decimal adjustment circuit, and memory address controller.

The ALU operates on, judges, compares, rotates, and transfers 4-bit data in the data memory.




Figure 7-1. Outline of ALU Block

7.2 Configuration and Function of Each Block

7.2.1 ALU

The ALU performs arithmetic operation, logical operation, bit judgment, comparison, rotation, and transfer of 4-bit data according to instructions specified by the program.

7.2.2 Temporary registers A and B

Temporary registers A and B temporarily store 4-bit data.

These registers are automatically used when an instruction is executed, and cannot be controlled by program.

7.2.3 Program status word

The program status word controls the operation of and stores the status of the ALU. For further information on the program status word, also refer to **5.8 Program Status Word (PSWORD)**.

7.2.4 Decimal adjustment circuit

The decimal adjustment circuit converts the result of an arithmetic operation into a decimal number if the BCD flag of the program status word is set to 1 during arithmetic operations.

7.2.5 Address controller

The address controller specifies an address of the data memory.

At this time, address modification by the index register and data memory row address pointer is also controlled.

7.3 ALU Processing Instruction List

Table 7-1 lists the ALU operations when each instruction is executed.

Table 7-2 shows how data memory addresses are modified by the index register and data memory row address pointer.

Table 7-3 shows decimal adjustment data when a decimal operation is performed.

ALU	Instru	iction	C	Difference	in Operation Depend	ding on Program S	status Word (PSWORD)	Address N	lodification
Function			Value of BCD Flag	Value of CMP Flag	Operation	Operation of CY Flag	Operation of Z Flag	Index	Memory Pointer
Add	ADD	r, m	0	0	Stores result of	Set if carry or	Set if result of operation	Modifies	Does not
		m, #n4		 	binary operation	borrow occurs;	is 0000B; otherwise, reset		modify
	ADDC	r, m	0	1	Does not store result	otherwise, reset	Retains status if result of operation		
		m, #n4		 	of binary operation		is 0000B; otherwise, reset		
Subtract	SUB	r, m	1	0	Stores result of		Set if result of operation		
		m, #n4		 	decimal operation		is 0000B; otherwise, reset		
	SUBC	r, m	1	1	Does not store result		Retains status if result of operation	-	
		m, #n4		 	of decimal operation		is 0000B; otherwise, reset		
Logical	OR	r, m	Don't care	Don't care	Not affected	Retains previous	Retains previous status	Modifies	Does not
operation		m, #n4	(retained)	(retained)		status			modify
	AND	r, m							
		m, #n4		 					
	XOR	r, m		 					
		m, #n4		 					
Judge	SKT	m, #n	Don't care	Don't care	Not affected	Retains previous	Retains previous status	Modifies	Does not
	SKF	m, #n	(retained)	(reset)		status			modify
Compare	SKE	m, #n4	Don't care	Don't care	Not affected	Retains previous	Retains previous status	Modifies	Does not
	SKNE	m, #n4	(retained)	(retained)		status			modify
	SKGE	m, #n4		' 					
	SKLT	m, #n4		' 					
Transfer	LD	r, m	Don't care	Don't care	Not affected	Retains previous	Retains previous status	Modifies	Does not
	ST	m, r	(retained)	(retained)		status			modify
	MOV	m, #n4		 					
		@r, m		 					Modifies
		m, @r		l 					
Rotate	RORC	r	Don't care	Don't care	Not affected	Value of b₀ of	Retains previous status	Does not	Does not
			(retained)	(retained)		general register		modify	modify

Table 7-1.	List of ALU	Processing	Instruction	Operations
------------	-------------	------------	-------------	------------

IXE	MPE	Ge	enera	al Re	egist	ter /	Addr	ess	Spe	cifie	d by	"r"	D	ata	Mer	nory	Add	ess	Sp	ecif	ied b	oy "m	າ"	Inc	direc	t Tra	ansfe	er A	ddre	ss S	peci	fied I	oy "@r	,,,
			Ba	nk		1 1 1	Rov	v	 	Colı	umn			Ba	ınk		R	ow			Colı	umn			Ba	ank		-	Rov	v	 	Column		
						A	ddre	ess		Add	ress	;					Ado	dres	s		Add	ress						A	ddre	ss		Add	ress	
		bз	b2	b1	bo	b2	b1	bo	bз	b2	b1	b٥	b₃	b2	bı	b ₀	b ₂	b1 I	bo	bз	b2	b1	b٥	bз	b ₂	b1	bo	b2	b1	bo	b₃	b2	b1 k) 0
0	0					 												1													 			
				F	RP	1		_		ı	r			BA	NK	_				m			_		BA	NK	_		mв			(r)	
						 		-																-										
0	1																																	٦
						- - - -	ditto	D									d	itto						-			MP					(r)	-
1	0					- - - - -			 					BA	NK					m					BA	NK			mB		 			-
							ditto	C	 				-			Log	ical	х	C	DR			-	-				gica XM		(r)	•
1	1					 			I I I																			 			1			\dashv
							ditto	C									d	itto						-			MP				-	(r)	•
						1			1 1 1																			-						

Table 7-2. Modification of Data Memory Address and Indirect Transfer Address by Index Register and Data Memory Row Address Pointer

BANK: Bank register

IX: Index register

IXE: Index enable flag

IXH: Bits 10 to 8 of index register

IXM: Bits 7 to 4 of index register

IXL: Bits 3 to 0 of index register

m: Data memory address indicated by $m_{\mbox{\scriptsize R}},\,m_{\mbox{\scriptsize C}}$

mR: Bata memory row address (higher)

mc: Data memory column address (lower)

MP: Data memory row address pointer

MPE: Memory pointer enable flag

r: General register column address

RP: General register pointer

(X): Contents addressed by X

X: Direct address such as "m" and "r"

Operation	Hexa	decimal Addition	De	cimal Addition	
Result	CY	Operation Result	CY	Operation Result	
0	0	0000B	0	0000B	
1	0	0001B	0	0001B	
2	0	0010B	0	0010B	
3	0	0011B	0	0011B	
4	0	0100B	0	0100B	
5	0	0101B	0	0101B	
6	0	0110B	0	0110B	
7	0	0111B	0	0111B	
8	0	1000B	0	1000B	
9	0	1001B	0	1001B	
10	0	1010B	1	0000B	
11	0	1011B	1	0001B	
12	0	1100B	1	0010B	
13	0	1101B	1	0011B	
14	0	1110B	1	0100B	
15	0	1111B	1	0101B	
16	1	0000B	1	0110B	
17	1	0001B	1	0111B	
18	1	0010B	1	1000B	
19	1	0011B	1	1001B	
20	1	0100B	1	1110B	
21	1	0101B	1	1111B	
22	1	0110B	1	1100B	
23	1	0111B	1	1101B	
24	1	1000B	1	1110B	
25	1	1001B	1	1111B	
26	1	1010B	1	1100B	
27	1	1011B	1	1101B	
28	1	1100B	1	1010B	
29	1	1101B	1	1011B	
30	1	1110B	1	1100B	
31	1	1111B	1	1101B	

Table 7-3. Decimal Adjustment Data

Operation	Hexa	decimal Addition	De	cimal Addition
Result	CY	Operation Result	CY	Operation Result
0	0	0000B	0	0000B
1	0	0001B	0	0001B
2	0	0010B	0	0010B
3	0	0011B	0	0011B
4	0	0100B	0	0100B
5	0	0101B	0	0101B
6	0	0110B	0	0110B
7	0	0111B	0	0111B
8	0	1000B	0	1000B
9	0	1001B	0	1001B
10	0	1010B	1	1100B
11	0	1011B	1	1101B
12	0	1100B	1	1110B
13	0	1101B	1	1111B
14	0	1110B	1	1100B
15	0	1111B	1	1101B
-16	1	0000B	1	1110B
-15	1	0001B	1	1111B
-14	1	0010B	1	1100B
-13	1	0011B	1	1101B
-12	1	0100B	1	1110B
-11	1	0101B	1	1111B
-10	1	0110B	1	0000B
-9	1	0111B	1	0001B
-8	1	1000B	1	0010B
-7	1	1001B	1	0011B
-6	1	1010B	1	0100B
-5	1	1011B	1	0101B
-4	1	1100B	1	0110B
-3	1	1101B	1	0111B
-2	1	1110B	1	1000B
-1	1	1111B	1	1001B

Remark Decimal adjustment is not correctly carried out in the shaded area in the above table.

7.4 Cautions on Using ALU

7.4.1 Cautions on execution operation to program status word

If an arithmetic operation is executed to the program status word, the result of the operation is stored to the program status word.

The CY and Z flags in the program status word are usually set or reset by the result of the arithmetic operation. If an arithmetic operation is executed to the program status word itself, the result of the operation is stored to the program status word, and consequently, it cannot be judged whether a carry or borrow occurs or whether the result of the operation is zero.

If the CMP flag is set, however, the result of the operation is not stored in the program status word. Therefore, the CY and Z flags are set or reset normally.

7.4.2 Cautions on executing decimal operation

The decimal operation can be executed only when the result of the operation falls within the following ranges.

- (1) Result of addition: 0 to 19 in decimal
- (2) Result of subtraction: 0 to 9 or -10 to -1 in decimal

If a decimal operation is executed exceeding or falling below the above ranges, the result is a value greater than 1010B (0AH).

8. REGISTER FILE (RF)

8.1 Outline of Register File

Figure 8-1 outlines the register file.

As shown in the figure, the register file consists of the control registers existing on a space different from the data memory, and a portion overlapping the data memory.

The control registers set conditions of the peripheral hardware units.

The data on the register file can be read or written via window register.




Figure 8-1. Outline of Register File

Window register

8.2 Configuration and Function of Register File

Figure 8-2 shows the configuration of the register file and the relationship between the register file and data memory.


The register file is assigned addresses in 4-bit units, like the data memory, and consists of a total of 128 nibbles with row addresses 0H to 7FH and column addresses 0H to 0FH.

Addresses 00H to 3FH are control registers that sets the conditions of the peripheral hardware units. Addresses 40H to 7FH overlap the data memory.

In other words, addresses 40H to 7FH of the register file are addresses 40H to 7FH of the currently-selected bank of data memory.

Because addresses 40H to 7FH of the register file overlap the same addresses of the data memory, these addresses of the register file can be manipulated in the same manner as the data memory, except that the addresses of the register file can also be manipulated by using register file manipulation instructions ("PEEK WR, rf" and "POKE rf, WR"). Note, however, that addresses 60H to 6FH of BANK15 are assigned port I/O selection registers (for details, refer to **8.4 Port I/O Selection Registers**).





Remark The μ PD17704A and 17705A do not have BANK 6 to 14. The μ PD17707A and 17708A do not have BANK 10 to 14.

8.2.1 Register file manipulation instructions ("PEEK WR, rf", "POKE rf, WR")

Data is read from or written to the register file via the window register of the system registers, by using the following instructions.

(1) "PEEK WR, rf"

Reads data of the register file addressed by "rf" to the window register.

(2) "POKE rf, WR"

Writes the data of the window register to the register file addressed by "rf".

8.3 Control Registers

Figure 8-3 shows the configuration of the control registers.

As shown in the figure, the control registers consist of a total of 64 nibbles (64×4 bits) of addresses 00H to 3FH of the register file.

Of these 64 nibbles, however, only 53 nibbles are actually used. The remaining 11 nibbles are unused registers and prohibited from being written or read.

Each control register has an attribute of 1 nibble that identifies four types of registers: read/write (R/W), read-only (R), write-only (W), and read-and-reset (R&Reset) registers.

Nothing is changed even if data is written to a read-only (R and R&Reset) register.

An undefined value is read if a write-only (W) register is read.

Among the 4-bit data in 1 nibble, the bit fixed to 0 is always 0 when it is read, and is also 0 when it is written.

The 11 nibbles of unused registers are undefined when their contents are read, and nothing changes even when they are written.

Table 8-1 lists the peripheral hardware control functions of the control registers.

[MEMO]

Column	address								
Column	address								
Row address	s Item	0	1	2	3	4	5	6	7
0	Name		Stack	Watchdog	Watchdog	Data buffer	Stack overflow/	CE reset	MOVT bit
(8) ^{Note}			pointer	timer clock	timer counter	stack pointer	underflow reset	timer carry	selection
				selection	reset		selection	counter	
	Symbol		(တြ L O) (တ L A) (တ L A) (တ L A)	0 0 W W D D T C K 1 0	W 0 0 0 D T R E S	(DBFSP0) (DBFSP1) 0	0 0 I A S P P R E S S	C C C C E E E E C C C C C N N N T T T T 3 2 1 0	0 0 M M V V T T S E E L 1 0
-	Read/ write		R/W	R/W	W & Reset	R	R/W	R/W	R/W
1	Name	PLL mode	PLL reference	PLL unlock	BEEP/general-	BEEP clock		Watchdog	Basic timer
(9) ^{Note}		selection	frequency selection	FF	purpose port pin function selection	selection		timer/stack pointer reset status detection	0 carry
	Symbol	PLLXD0 0 0 PLLSCRF	PLLRFCK0 PLLRFCK1 PLLRFCK2	0 0 0 P L U L	0 0 BEEEP 9 1 SEEL	B B E E P P O C C K P P O C C K 1 0		0 0 0 W D T C Y	0 0 0 B T M 0 C Y
	Read/	R/W	R/W	R&Reset	R/W	R/W		R&Reset	R&Reset
	write								
2	Name	FCG	IF counter	IF counter	IF counter	A/D converter	A/D converter	PWM clock	PWM/general-
(A) ^{Note}		channel	gate status	mode	control	channel	mode	selection	purpose port pin function
		selection	detection	selection		selection	selection		selection
	Symbol	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 FCGOSTT	I I F C C C K F C C C K 0 D 0 1 0	0 0 0 F C S T R T T	0 A A D D C C C H H 1 0	0 A A A D D D C C C M S C D T M T P	0 P 0 P W W M M B C I K T	0 P P P W W W M M M 2 1 0 S S S E E E L L L
	Read/	R/W	R	R/W	w	R/W	R/W R	R/W	R/W
	write								
3	Name					Serial interface 1	Serial interface 0	Timer 3	Timer 2
(B) ^{Note}						interrupt	interrupt	interrupt	interrupt
						request	request	request	request
	Symbol					0 0 0 I R Q S I 0	0 0 0 1 R Q S I 0	0 0 0 1 R Q T 3	0 0 0 1 R Q T M 2
	Read/					R/W	R/W	R/W	R/W
	write								

Figure 8-3. Configuration of Control Registers (1/2)

Note () indicates an address that is used when the assembler is used.

8	9	А	В	С	D	E	F	
System register		Serial I/O0	Serial I/O0	Serial I/O0	Serial I/O0	Serial I/O0	Serial I/O0	
interrupt stack		wait status	clock	interrupt mode	status	wait control	mode	
pointer		judgment	selection	selection	detection		selection	
(のとの氏のよう) (のとの氏のよう) (のとの氏のよう) 0		0 0 0 S-Oo WSTT	0 S I O O C K O C K 1	0 0 S S 0 0 0 0 0 1 1 M M D D 1 0	S I O O S F 9 S F 8	SBACK SHOONNEQO	S-00⊢X SB SB SB SB	
R		R	R/W	R/W	R	R/W	R/W	
Basic timer 0					Serial I/O1	Interrupt	Interrupt	
clock	clock				mode	edge	edge	
selection					selection	selection 1	selection 2	
0 0 B B T M M 0 C C K 1 0					S S S S I I O O 1 I T H C K S I C K Z I 0		0 E E G 2 1 0	
R/W	R/W				R/W	R/W	R/W	
Timer 3	Timer 2	Timer 1	Timer 0	Timer 0	Interrupt	Interrupt	Interrupt	
control	counter clock	counter clock counter clock		mode	enable 1	enable 2	enable 3	
	selection		selection selection					
T M 3 R E N S S E L	TM2CK0	TM1CK0 TM1RES TEN	T M O C K O R E S N S	T M O G M O G C C E G F G G	 P P T T S S T M M O O 3 2 1 0	I I I I P P P P T T 4 3 M M 1 0	 P P P P 2 1 0 CE	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Timer 1	Timer 1 Timer 0		INT4 pin INT3 pin		INT1 pin	INT0 pin	CE pin	
interrupt interrupt		interrupt interrupt		interrupt	interrupt	interrupt	interrupt	
request request		request	request	request	request	request	request	
0 0 0 R Q T M 1	0 0 0 0 I R Q T M 0	I 0 0 I N R Q 4 4	I 0 0 I N T 3 3	I 0 0 I N Q 2 2 2	I 0 0 I N Q 1 1 1	I 0 0 I N Q 0 0 0		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R R /W	

Figure 8-3.	Configuration	of Control	Register	(2/2)
	oomgaradon	0. 00		\

Peripheral	Control Register				Peripheral Hardware Control Function After Reset					et	Clock
Hardware	Name Addres		Read/		Function	Set	Power-	WDT	CE	Stop	
			Write	b ² Symbol				on	& SP	Reset	
				bo		0	1	Reset	Reset		
Stack	Stack pointer	01H	R/W	(SP3)				F	F	F	Retained
				(SP2)							
				(SP1)							
				(SP0)							
	Interrupt stack	08H	R	0				5	5	5	Retained
	pointer of			(SYSRSP2)							
	system register			(SYSRSP1)							
				(SYSRSP0)							
	Data buffer	04H	R	0	Fixed to 0			0	0	0	Retained
	stack pointer			0							
				(DBFSP1)	Detects nesting level	0 0 Level 0 Level 1	1 1 Level 2 Level 3				
				(DBFSP0)	of data buffer stack	0 1	0 1				
	Stack overflow/	05H	R/W	0	Fixed to 0			3	Retained	Retained	Retained
	underflow reset			0							
	selection			ISPRES	Selects interrupt stack	Reset	Reset valid				
					overflow/underflow reset	prohibited					
					(can be set only once						
					following power application)	-					
				ASPRES	Selects address stack						
					overflow/underflow reset						
					(can be set only once following power application)						
Watchdog	Watchdog timer	02H	R/W	0	Fixed to 0			3	Retained	Retained	Retainer
timer	clock selection	0211	10,00	 0					netanieu	notaniou	Tiotaino
				WDTCK1		0 0 1					
				WDTCK0	set only once following power application)		etting 131072 rohibited instruction				
	Watchdog timer	03H	W &	WDTRES	Resets watchdog timer counter		Reset if written	Undefined	Undefined	Undefined	Undefine
	counter reset		Reset	0							
				0							
				0							
	WDT&SP reset	16H	R &	0				0	1	Retained	Retaine
	status detection		Reset	0							
				 0							
				 WDTCY	Detects resetting of watchdog	No reset	Reset request				
					timer/stack pointer	request					

Table 8-1. Peripheral Hardware Control Functions of Control Registers (1/8)

Peripheral	Co	ntrol Re	egister		Peripheral Hardwar	e Control Functi	ion	A	fter Res	et	Clock
Hardware	Name	Address	Read/	b3	Function	Set V	/alue	Power-	WDT	CE	Stop
			Write	b ² Symbol				on	& SP	Reset	
				bo		0	1	Reset	Reset		
CE	CE reset timer carry counter	06H	R/W	CECNT3 CECNT2 CECNT1 CECNT0	Sets number of CE reset timer carry counts		ounts 4: 4 counts ounts 7: 7 counts ounts A: 10 counts counts D: 13 counts	1	Retained	Retained	1
	MOVT bit selection	07H	R/W	0 0 MOVTSEL1 MOVTSEL0	Fixed to 0 Sets bit transferred by MOVT (transferred to DBF1, 0 during 8-bit transfer)	00 0 16-bit Higher transfer 8-bit tran 01 1	1 Lower sfer 8-bit transfer 0	0	0	0	Retained
Serial interface	Serial I/O0 wait status judgment	0AH	R	0 0 0 0 0 SIO0WSTT	Fixed to 0		During serial	0	0	0	0
clo	Serial I/O0 clock selection	0BH	R/W	0 SBMD SIO0CK1 SIO0CK0	Fixed to 0 Selects operation mode of I ² C bus during slave transmission Sets internal clock of serial interface 0	Continues processing 0 0 0 93.75 375 kHz kHz 0 1	Reception mode is set automatically 1 1 281.25 46.875 kHz kHz 0 1	0	0	0	0
	Serial I/O0 interrupt mode selection	0CH	R/W	0 0 SICOIMD1 SICOIMD0	Fixed to 0 Sets interrupt condition of serial interface 0	0 0 1 7th 8th 7t clock clock af	h clock Stop ter start condition ndition 1	0	0	0	0
	Serial I/O0 status detection	0DH	R	SIO0SF8 SIO0SF9 SBSTT SBBSY	Detects clock counter Detects number of clocks (I ² C bus mode) Detects start condition (I ² C bus mode)	Set at 8th cloc Set at 9th cloc Set from start 9th clock Set from start stop condition	k	0	0	0	0
	Serial I/O0 wait control	0EH	R/W	SBACK SIOONWT SIOOWRQ1 SIOOWRQ0	Sets and detects acknowledge (I ² C bus mode) Enables wait Sets wait mode		cts 0, 1	0	0	0	0

Table 8-1. Peripheral Hardware Control Functions of Control Registers (2/8)

Peripheral	Co	ntrol Re	gister		Peripheral Hardwar	e Control Function	A	fter Res	et	Clock
Hardware	Name	Address	Read/ Write	b3 b2 b1 b0	Function	Set Value	Power- on Reset	WDT & SP Reset	CE Reset	Stop
Serial interface	Serial I/O0 mode selection	0FH	R/W	SIO0CH SB SIO0MS SIO0TX	Selects serial I/O0 mode Sets master/slave Sets transfer direction	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0	0	0	0
	Serial I/O1 mode selection	1DH	R/W	SIO1TS SIO1HIZ SIO1CK1 SIO1CK0	Starts or stops operation Sets status of P0B1/SO1 pin Sets I/O clock	Stops operation Starts operation General-purpose Serial data I/O port output pin 0 1 1 External 187.50 375.00 46.875 clock Hz kHz kHz 0 1 0 1	0	0	0	0
PLL frequency synthesizer	PLL mode selection	10H	R/W	PLLSCNF 0 PLLMD1	Sets lower bits of swallow counter Fixed to 0 Sets division mode of PLL	LSB is 0 LSB is 1 LSB is 1 LSB is 1 LSB is 1 _	U 0	U 0	 0	 0
	PLL reference frequency selection	11H	R/W	PLLMD0 PLLRFCK3 PLLRFCK2 PLLRFCK1 PLLRFCK0	Sets reference frequency of PLL	0 1 0 1 0: 1.25 kHz 1: 2.5 kHz 2: 5 kHz 3: 10 kHz 4: 6.25 kHz 5: 12.5 kHz 6: 25 kHz 7: 50 kHz 8: 3 kHz 9: 9 kHz A: 18 kHz B: Setting prohibited C: 1 kHz D: 20 kHz E: Setting prohibited F: PLL disabled	F	F	F	F
	PLL unlock FF	12H	R & Reset	0 0 0 PLLUL	Fixed to 0	Locked Unlocked	Undefined	Undefined	Retained	Retained
BEEP	BEEP/general- purpose port pin function selection	13H	R/W	0 0 BEEP1SEL BEEP0SEL	Fixed to 0 Selects function of P1D1/BEEP1 pin Selects function of P1D0/BEEP0 pin		0	0	0	0
	BEEP clock selection	14H	R/W	BEEP1CK1 BEEP1CK0 BEEP0CK1 BEEP0CK0	Sets output frequency of BEEP1	0 0 1 1 4 kHz 3 kHz 200 Hz 67 Hz 0 1 0 1 1 0 0 1 1 1 0 0 1 1 1 1 kHz 3 kHz 4 kHz 6.7 kHz 0 1 0 1	0	0	0	0

Table 8-1. Peripheral Hardware Control Functions of Control Registers (3/8)

U: Undefined R: Retained

Peripheral	Co	ntrol Re	egister		Peripheral Hardwar	e Control Funct	ion	A	fter Res	et	Clock
Hardware	Name	Address	Read/ Write	b ₃ b ₂ Symbol	Function	Set V	Value	Power-	WDT & SP	CE Reset	Stop
			write	b1 b0		0	1	on Reset	Reset	nesei	
Timer	Basic timer 0 carry	17H	R & Reset	0 0 0	Fixed to 0			0	Retained	1	Retaine
				BTM0CY	Detects basic timer 0 carry FF	FF reset	FF set				
	Basic timer 0 clock selection	18H	R/W	0 0	Fixed to 0			0	0	Retained	Retained
				BTM0CK1 BTM0CK0	Selects clock of basic timer 0	0 0 10 Hz 20 Hz 0 1	1 1 50 Hz 100 Hz 0 1				
	Timer 3 control	28H	R/W	TM3SEL	Selects timer 3 and D/A converter Fixed to 0	D/A converter	Timer 3	0	0	Retained	0
				TM3EN TM3RES	Starts or stops timer 3 counter Resets timer 3 counter	Stops Not affected	Starts 	-			
	Timer 2 counter	29H	R/W	TM2EN	Starts or stops timer 2 counter	Stops	Starts	0	0	Retained	0
	clock selection			TM2RES TM2CK1 TM2CK0	Resets timer 2 counter Sets basic clock of timer 2 counter	Not affected 0 0 100 kHz 10 kHz 0 1	Reset 1 1 2 kHz 1 kHz 0 1	-			
	Timer 1 counter clock selection	2AH	R/W	TM1EN	Starts or stops timer 1 counter	Stops Not affected	Starts 	0	0	Retained	0
				TM1CK1	Sets basic clock of timer	0 0 100 kHz 10 kHz 0 1	/ 1 1	-			
	Timer 0 counter clock selection	2BH	R/W	TMOEN TMORES TMOCK1 TMOCK0	Starts or stops timer 0 counter Resets timer 0 counter Sets basic clock of timer 0 counter	Stops Not affected 0 0 100 kHz 10 kHz	Starts Reset 1 1 2 kHz 1 kHz	0	0	Retained	0
	Timer 0 mode selection	2CH	R/W	TM0OVF TM0GCEG TM0GOEG	Detects timer 0 overflow Sets edge of gate close input signal Sets edge of gate open input signal	-	Overflow Falling edge	0	0	Retained	0
				TM0MD	Selects modulo counter/gate counter of timer 0	Modulo counter	Gate counter				

Table 8-1. Peripheral Hardware Control Functions of Control Registers (4/8)

Peripheral	Co	ntrol Re	gister		Peripheral Hardwar	re Control Funct	ion	A	fter Res	set	Clock
Hardware	Name	Address	Read/ Write	b3 b2 b1 Symbol	Function	Set	Value	Power- on	WDT & SP	CE Reset	Stop
				b1 b0		0	1	Reset	Reset		
Interrupt	Interrupt edge selection 1	1EH	R/W	IEG4	Sets interrupt issuance edge (INT4 pin)	Rising edge	Falling edge	0	0	Retained	Retaine
				INT4SEL	Sets interrupt request flag of P1A3/INT4 pin	Enables setting of flag	Disables setting of flag				
				IEG3	Sets interrupt issuance edge (INT3 pin)	Rising edge	Falling edge				
				INT3SEL	Sets interrupt request flag of P1A2/INT3 pin	Enables setting of flag	Disables setting of flag				
	Interrupt edge	1FH	R/W	0	Fixed to 0			0	0	Retained	Retaine
	selection 2			IEG2	Sets interrupt issuance edge (INT2 pin)	Rising edge	Falling edge				
				IEG1	Sets interrupt issuance edge						
				IEG0	Sets interrupt issuance edge	-					
	Interrupt enable 1	2DH	R/W	IPSI01	Enables serial interface 1	Disables	Enables	0	0	Retained	Retaine
					interrupt	interrupt	interrupt				
				IPSIO0	Enables serial interface 0 interrupt						
				IPTM3	Enables timer 3 interrupt	_					
				IPTM2	Enables timer 2 interrupt	-					
	Interrupt enable 2	2EH	R/W	IPTM1	Enables timer 1 interrupt	Disables	Enables	0	0	Retained	Retaine
					Enables timer 0 interrupt	interrupt	interrupt				
				IP4	Enables INT4 pin interrupt						
				IP3	Enables INT3 pin interrupt						
	Interrupt enable 3	2FH	R/W	IP2	Enables INT2 pin interrupt	Disables	Enables	0	0	Retained	Retaine
				IP1	Enables INT1 pin interrupt	interrupt	interrupt				
				IP0	Enables INT0 pin interrupt						
				IPCE	Enables CE pin interrupt						
	Serial interface 1 interrupt request	34H	R/W	0	Fixed to 0			0	0	Retained	Retaine
				0							
				IRQSI01	Detects serial interface 1	No interrupt	Interrupt	1			
					interrupt request	request	request				

Table 8-1. Peripheral Hardware Control Functions of Control Registers (5/8)

Peripheral	Co	ntrol Re	egister		Peripheral Hardwar	e Control Functi	on	A	fter Res	et	Clock
Hardware	Name	Address	Read/ Write	b3 b2 b1 Symbol	Function	Set \	/alue	Power- on	WDT & SP	CE Reset	Stop
				bo		0	1	Reset	Reset		
Interrupt	Serial interface 0 interrupt request	35H	R/W	0 0 0 0 IRQSIO0	Fixed to 0 Detects serial interface 0 interrupt request	No interrupt request	Interrupt request	0	0	Retained	Retaine
	Timer 3 interrupt request	36H	R/W	0 0 0 0 1 0 1RQTM3	Fixed to 0	No interrunt request	— — — — — – –	0	0	Retained	Retaine
	Timer 2 interrupt request	37H	R/W	0 0 0 0 1RQTM2	Fixed to 0 Detects timer 2 interrupt request			0	0	Retained	Retaine
	Timer 1 interrupt request	38H	R/W	0 0 0 0 1 1RQTM1	Fixed to 0	No interrupt request	Interrupt request	0	0	Retained	Retaine
	Timer 0 interrupt request	39H	R/W	0 0 0 0 0 IRQTM0	Fixed to 0	— — — — — — — — — — — — — — — — — — —	— — — — — – – Interrupt request	0	0	Retained	Retaine
	INT4 pin interrupt	3AH	R/W	INT4	Detects INT4 pin status	Low level	High level	U	U	U	U
	request			 0 0 0 IRQ4	Fixed to 0			0	0	Retained	Retaine
	INT3 pin interrupt request	3BH	R/W	INT3 0 0 0 1 IRQ3	Detects INT3 pin status Fixed to 0 Detects INT3 pin interrupt request	Low level	High level	U	 0	U Retained	U Retaine
	INT2 pin interrupt request	3CH	R/W	INT2 	Detects INT2 pin status Fixed to 0 Detects INT2 pin interrupt request	Low level	High level		 	U Retained	U Retaine
	INT1 pin interrupt request	3DH	R/W	INT1 	Detects INT1 pin status Fixed to 0 Detects INT1 pin interrupt request	Low level	High level	U 0	 	U Retained	U Retained

Table 8-1. Peripheral Hardware Control Functions of Control Registers (6/8)

U: Undefined

Peripheral	Co	ntrol Re	gister		Peripheral Hardware	e Control Functi	on	A	fter Res	set	Clock
Hardware	Name	Address	Read/ Write	b ₂ Symbol	Function	Set \	/alue	Power- on	WDT & SP	CE Reset	Stop
				b ₁ b ₀		0	1	Reset	Reset		
Interrupt	INT0 pin interrupt	3EH	R/W	INT0	Detects INT0 pin status	Low level	High level	U	U	U	U
	request			 0 	F			0	0	Retained	Retained
				0 RQ0	Detects INT0 pin interrupt request	No interrupt request	Interrupt request				
	CE pin interrupt	3FH	R	CE	Detects CE pin status	Low level	High level	U	U	U	U
	request			0 0 CECNTSTT	Fixed to 0			0	0	0	0
						'	Operates				
15		0011	R/W		Detects CE pin interrupt request	No interrupt request	Interrupt request	0	0	R	R
IF counter	FCG channel selection	20H	R/W	0 0 FCGCH1 FCGCH0	Fixed to 0		1 1 FCG1 Setting pin prohibited 0 1	0	0	0	0
A/D A. converter ch	IF counter gate status detection	21H	R	0 0 0 IFCGOSTT	Fixed to 0			0	0	0	0
	IF counter mode selection	22H	R/W	IFCMD1 IFCMD0 IFCCK1 IFCCK0	Sets IF counter mode	0 0 FCG AMIFC 0 1 0 0 1 1ms, 4ms, 8 1 kHz 100 kHz 9 0 1 0	ms, Open, 00 kHz Setting prohibited	0	0	0	0
	IF counter control	23H	W	0 	Fixed to 0 Starts or stops IF counter Resets IF counter data	Nothing affected	Starts counter	0	0	0	0
	A/D converter channel selection	24H	R/W	0 ADCCH2 ADCCH1 ADCCH0	Fixed to 0 Selects pin used for A/D converter		t used 2: P0D1/AD1pin 4: P0D3/AD3 pin 6: P1C3/AD5 pin	0	0	Retained	Retained
	A/D converter	25H	R/W	0	Fixed to 0			0	0	0	0
	mode selection			ADCMD	Selects comparison mode of A/D converter	Software mode	Hardware mode			Retained	Retained
			 R	ADCSTT	Detects operating status of A/D converter	Conversion ends	Converting			0	0
				ADCCMP	Detects comparison result of A/D converter	VADCREF > VADCIN	VADCREF < VADCIN			0	Retained

Table 8-1. Peripheral Hardware Control Functions of Control Registers (7/8)

U: Undefined R: Retained

Peripheral	Co	ntrol Re	gister		Peripheral Hardware	e Control Functi	ion	A	fter Res	set	Clock
Hardware	Name	Address	Read/ Write	b3 b2 b1 Symbol	Function	Set V	/alue	Power- on	WDT & SP	CE Reset	Stop
				bo		0	1	Reset	Reset		
D/A	PWM clock	26H	R/W	0	Fixed to 0			0	0	Retained	0
converter	selection			PWMBIT	Selects number of bits of PWM counter	8 bits	9 bits				
				0	Fixed to 0						
				PWMCK	Selects output clock of timer 3	4.4 kHz (8)/	440 Hz (8)/				
						2.2 kHz (9)	220 Hz (9)				
	PWM/general-	27H	R/W	0	Fixed to 0			0	0	Retained	0
	purpose port pin			PWM2SEL	Selects function of P1B2/PWM2 pin	General-purpose	D/A converter				
	function selection			PWM1SEL	Selects function of P1B1/PWM1 pin	output port					
				PWM0SEL	Selects function of P1B0/PWM0 pin						

Table 8-1. Peripheral Hardware Control Functions of Control Registers (8/8)

8.4 Port I/O Selection Registers

Figure 8-4 shows the configuration of the port I/O selection registers.

As shown in this figure, the port I/O selection registers consist of a total of 16 nibbles (16×4 bits) at addresses 60H to

6FH of BANK 15 of the data memory.

Table 8-2 lists the control functions of the port I/O selection registers.

[MEMO]

	(BANK15) blumn Address w Address Item	0	1	2	3	4	5	6	7
	Name							Port 0D pull-down resistor selection	Group I/O selection
6	Symbol							P P P P 0 0 0 0 D D D D P P P P L L L L D D D D 3 2 1 0	D C B A G G G G I I I I I O O O O
	Read/ Write							R/W	R/W

Figure 8-4. Configuration of Port I/O Selection Registers (1/2)

	8	3			ç)			А	L.			В				C	;			D)			E	<u> </u>			F		
Р	ort 2	D b	it				it	Po	rt 2	Ab	it	Po	rt 1	Db	it	Po	rt 0	Сb	it	Po	ort 0	Вb	it	Po	rt 0/	A bi	t				
		lection I/O selection I/O selection			-) se		-) se			-	se			-		lect		-	sel		-							
0	P	P	Р	P	Р	P	P	Р	P	P	P	0	Р	Р	Р	Р	Р	Р	P	Р	Р	Р	Р	Р	Р	P	Р	Р	Р	Р	Р
	2	2	2	2	2	-i i i i i				2		2	2	2	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	
	D	D	D	С	С	i i i i i				А	А	А	D	D	D	D	С	c	С	С	в	в	В	в	Α	А	А	А			
	в	в	в	в	в	В	в	в	в	в	в		в	в	в	в	в	в	в	в	в	в	в	в	в	в	в	в	в	в	в
	1	1	1		I	1	1	1	1	1	1		Ι	Ι	T	I	I	I	1			I	Ι	I	Ι	1	I		T		1
	0	0	0	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	2	1	0	3	2	1	0	3	2	1	0		2	1	0	3	2	1	0	3	2	1	0	3	2	1	0	3	2	1	0
	R/W R/W				R	w			R	w			R	W			R	w			R	w			R/	W					

Figure 8-4.	Configuration	of Port I/O	Selection	Registers	(2/2)
-------------	---------------	-------------	-----------	-----------	-------

Peripheral	Port I/C	Selection	on Reg	ister	Control F	unction		A	fter Res	et	Clock
Hardware	Name	Address	Read/	b ₃	Function	Set	/alue	Power-	WDT	CE	Stop
		(BANK15)	Write	b ₂ b ₁ Symbol				on	& SP	Reset	
				bo		0	1	Reset	Reset		
I/O port	Port 0D pull-	66H	R/W	P0DPLD3	Selects pull-down resistor of P0D3 pin	Pull-down	Pull-down	0	0	Retained	Retaine
	down resistor			P0DPLD2	Selects pull-down resistor of P0D2 pin	resistor used	resistor not used				
	selection			P0DPLD1	Selects pull-down resistor of P0D1 pin						
				PODPLDO	Selects pull-down resistor of P0D0 pin						
	Group I/O	67H	R/W	P3DGIO	Selects input/output of port 3D	Input	Output	0	0	Retained	Retaine
	selection			P3CGIO	Selects input/output of port 3C						
				P3BGIO	Selects input/output of port 3B						
				P3AGIO	Selects input/output of port 3A						
	Port 2D bit I/O	68H	R/W	0	Fixed to 0			0	0	Retained	Retaine
	selection			P2DBIO2	Selects input/output of port P2D2	Input	Output				
				P2DBIO1	Selects input/output of port P2D1						
				P2DBIO0	Selects input/output of port P2D0						
	Port 2C bit I/O	69H	R/W	P2CBIO3	Selects input/output of port P2C3	Input	Output	0	0	Retained	Retaine
	selection			P2CBIO2	Selects input/output of port P2C2						
				P2CBIO1	Selects input/output of port P2C1						
				P2CBIO0	Selects input/output of port P2C0						
	Port 2B bit I/O	6AH	R/W	P2BBIO3	Selects input/output of port P2B3	Input	Output	0	0	Retained	Retaine
	selection			P2BBIO2	Selects input/output of port P2B2						
				P2BBIO1	Selects input/output of port P2B1						
				P2BBIO0	Selects input/output of port P2B0						
	Port 2A bit I/O	6BH	R/W	0	Fixed to 0			0	0	Retained	Retaine
	selection			P2ABIO2	Selects input/output of port P2A2	Input	Output				
				P2ABIO1	Selects input/output of port P2A1						
				P2ABIO0	Selects input/output of port P2A0						
	Port 1D bit I/O	6CH	R/W	P1DBIO3	Selects input/output of port P1D3	Input	Output	0	0	Retained	Retaine
	selection			P1DBIO2	Selects input/output of port P1D2						
				P1DBIO1	Selects input/output of port P1D1						
				P1DBIO0	Selects input/output of port P1D0						
	Port 0C bit I/O	6DH	R/W	P0CBIO3	Selects input/output of port P0C3	Input	Output	0	0	Retained	Retaine
	selection			P0CBIO2	Selects input/output of port P0C2						
				P0CBIO1	Selects input/output of port P0C1						
				P0CBIO0	Selects input/output of port P0C0						
	Port 0B bit I/O	6EH	R/W	P0BBIO3	Selects input/output of port P0B3	Input	Output	0	0	Retained	Retaine
	selection			P0BBIO2	Selects input/output of port P0B2						
				P0BBIO1	Selects input/output of port P0B1						
				POBBIO0	Selects input/output of port P0B0						

Table 8-2. Control Functions of Port I/O Selection Registers (1/2)

Peripheral	Port I/O	Selecti	on Reg	ister	Control Fu	unction		At	iter Res	et	Clock
Hardware	Name	Address	Read/	b3	Function	Set \	/alue	Power-	WDT	CE	Stop
		(BANK15) Write						on	& SP	Reset	
				bo		0	1	Reset	Reset		
I/O port	Port 0A bit I/O	6FH	R/W	P0ABIO3	Selects input/output of port P0A3	Input	Output	0	0	Retained	Retained
	selection			P0ABIO2	Selects input/output of port P0A2						
				P0ABIO1	Selects input/output of port P0A1						
				P0ABIO0	Selects input/output of port P0A0						

Table 8-2.	. Control Functions of Port I/O Selection Registers (2/2	2)
------------	--	----

8.5 Cautions on Using Register File

Keep in mind the following points (1) through (3) when using the write-only (W), read-only (R), and unused registers of the control registers (addresses 00H to 3FH of the register file).

- (1) An undefined value is read if a write-only register is read.
- (2) Nothing is affected even if a read-only register is written.
- (3) An undefined value is read if an unused register is read. Nothing is affected if this register is written.

9. DATA BUFFER (DBF)

9.1 Outline of Data Buffer

Figure 9-1 outlines the data buffer. The data buffer is located on the data memory and has the following two functions.

- Reads constant data on the program memory (table reference)
- Transfers data with the peripheral hardware units




Figure 9-1. Outline of Data Buffer

9.2 Data Buffer


9.2.1 Configuration of data buffer

Figure 9-2 shows the configuration of the data buffer.

As shown in the figure, the data buffer consists of a total of 16 bits at addresses 0CH to 0FH of BANK 0 on the data memory.

The 16-bit data is configured with bit 3 of address 0CH as the MSB and bit 0 of address 0FH as the LSB.

Because the data buffer is located on the data memory, it can be manipulated by all data memory manipulation instructions.



DBF2

DBF1

Data

DBF0

î

s

B

Figure 9-2. Configuration of Data Buffer

Signal

Data

DBF3

M

S B

9.2.2 Table reference instruction ("MOVT DBF, @AR")

This instruction moves the contents of the program memory addressed by the contents of the address register to the data buffer.

The number of bits transferred by the table reference instruction can be specified by the MOVT selection register (address 07H) of the control registers.

When 8-bit data is transferred, it is read to DBF1 and 0.

When the table reference instruction is used, one stack level is used.

All the addresses of the program memory can be referenced by the table reference instruction.

9.2.3 Peripheral hardware control instructions (PUT and GET)

The operations of the PUT and GET instructions are as follows.

(1) GET DBF, p

Reads the data of a peripheral register addressed by "p" to the data buffer.

(2) PUT p, DBF

Sets the data of the data buffer to a peripheral register addressed by "p".

9.3 Relationship Between Peripheral Hardware and Data Buffer

Table 9-1 shows the relationship between the peripheral hardware and the data buffer.

Periphera	al Hardware	Peripheral Regis	ster Transfer	ring Data wit	h Data Buffer		
		Name	Symbol	Peripheral Address	Execution of PUT/GET Instruction	I/O Bit	Actual Bit
A/D converter		A/D converter reference voltage setting register	ADCR	02H	PUT/GET	8	8
Serial interface	Serial interface 0	Presettable shift register 0	SIO0SFR	03H	PUT/GET	8	8
	Serial interface 1	Presettable shift register 1	SIO1SFR	04H			
Timer 0		Timer 0 modulo register	тмом	1AH	PUT/GET 8		8
		Timer 0 counter	TM0C	1BH	GET	8	8
Timer 1		Timer 1 modulo register	TM1M	1CH	PUT/GET	8	8
		Timer 1 counter	TM1C	1DH	GET	8	8
Timer 2		Timer 2 modulo register	TM2M	1EH	PUT/GET	8	8
		Timer 2 counter	TM2C	1FH	GET	8	8
Address registe	r	Address register	AR	40H	PUT/GET	16	16
Data buffer stac	k	DBF stack	DBFSTK	41H	PUT/GET	16	16
PLL frequency s	synthesizer ^{Note}	PLL data register	PLLR	42H	PUT/GET	16	16
Frequency cour	iter	IF counter data register	IFC	43H	GET	16	16
D/A converter	P1B0/PWM0 pin	PWM data register 0	PWMR0	44H	PUT/GET	16	9
(PWM output)	P1B1/PWM1 pin	PWM data register 1	PWMR1	45H			
	P1B2/PWM2 pin	PWM data register 2	PWMR2	46H	PUT/GET	16	9
Timer 3		Timer 3 modulo register	тмзм]			8

Table 9-1.	Relationship	Between	Peripheral	Hardware and	Data Buffer (1/2))
------------	--------------	---------	------------	--------------	-------------------	---

Note The programmable counter of the PLL frequency synthesizer is configured of 17 bits, of which the higher 16 bits indicate the PLL data register (PLLR) and the lower bits are allocated to the PLLSCNF flag (the third bit of address 10H).

For details, refer to 17. PLL FREQUENCY SYNTHESIZER.

A	fter Rese	et	Clock	Function
Power-on Reset	WDT&SP Reset	CE Reset	Stop	
0	0	O ^{Note}	O ^{Note}	Sets compare voltage VADCREF of A/D converter
Undefined	Undefined	Undefined	Undefined	Sets serial-out data and reads serial-in data
FF	FF	Retained	FF	Sets modulo register value of timer 0
0	0	Retained	0	Reads count value of timer 0 counter
FF	FF	Retained	FF	Sets modulo register value of timer 1
0	0	Retained	0	Reads count value of timer 1 counter
FF	FF	Retained	FF	Sets modulo register value of timer 2
0	0	Retained	0	Reads count value of timer 2 counter
0	0	0	Retained	Transfers data with address register
Undefined	Undefined	Retained	Retained	Saves data of data buffer
Undefined	Undefined	Retained	Retained	Sets division value (N value) of PLL
0	0	0	0	Reads count value of frequency counter
1FF	1FF	Retained	1FF	Sets duty of output signal of D/A converter
				Sets duty of output signal of D/A converter (multiplexed with modulo register of timer 3)
				Sets modulo register value of timer 3

Table 9-1	Relationship	Between	Peripheral	Hardware	and Data	Buffer (2/2)
-----------	--------------	---------	------------	----------	----------	--------------

Note Value in hardware mode. "Retained" in software mode.

9.4 Cautions on Using Data Buffer

Keep the following points in mind concerning the unused peripheral addresses, write-only peripheral register (PUT only), and read-only peripheral register (GET only) when transferring data with the peripheral hardware via data buffer.

- An undefined value is read if a write-only register is read.
- Nothing is affected even if a read-only register is written.
- An undefined value is read if an unused address is read. Nothing is affected if this address is written.

10. DATA BUFFER STACK

10.1 Outline of Data Buffer Stack


Figure 10-1 outlines the data buffer stack.

As shown in the figure, the data buffer stack consists of a data buffer stack pointer and data buffer stack registers.

The data buffer stack saves or restores the contents of the data buffer when the PUT or GET instruction is executed.

Therefore, the contents of the data buffer can be saved by one instruction when an interrupt is acknowledged.

Figure 10-1. Outline of Data Buffer Stack



10.2 Data Buffer Stack Register

Figure 10-2 shows the configuration of the data buffer stack registers.

As shown in the figure, the data buffer stack registers consist of four 16-bit registers.

The contents of the data buffer are saved by executing the PUT instruction, and the saved data is restored by executing the GET instruction.

The data buffer contents can be successively saved up to 4 levels.

							C	Data	a buffer								
		DE	3F3			DE	3F2			DE	3F1			DE	3F0		
	-	, , , , , , , ,				, , , , , , , ,	Tr	ansf	er d	ata	- - - - - - - - -						
							$\Big $	16	bits		~		•			GE PU	
Name	Da	ata I	ouffe	er sta	ack	regi	ster										
Symbol	D	BFS	ΤK														
Address	41	IH															
Bit	b 15	b14	b13	b12	b11	b 10	b9	b8	b7	b6	b₅	b4	b₃	b2	b1	bo	
Data		 	 			 	1 1 1	1 1 1	 	 	1 1 1	1 1 1	1 1 1	 	 	1 1 1	
									1 1				1 1	 	 	1 1 1	
		 	1 1 1			i.	1 1 1	- - -	 	 	i.	1 1 1	1 1 1	- - -	 	1	
		 	1 1 1			I		 		 	1 1 1	 	1 1 1	 	 	1	
						i I	i I					i I					
	-				1	1 1		Valid	dat	ia ¦				1	1	-	

Figure 10-2. Configuration of Data Buffer Stack Register

10.3 Data Buffer Stack Pointer

The data buffer stack pointer detects the multiplexing level of the data buffer stack registers.

When the PUT instruction is executed to the data buffer stack, the value of the data buffer stack pointer is incremented by one; when the GET instruction is executed, the value of the pointer is decremented by one.

The data buffer stack pointer can be only read and cannot be written.

The configuration and function of the data buffer stack pointer are illustrated below.

	Name	F	ag s	symb	ool	Address	Read/write	
		bз	b ₂	b1	bo			
Da	ata buffer stack pointer	0	0		D	04H	R	
			-	В	В			
			 	F	F			
			- - -	s				
			 	P	1			
			-	1	0			
			<u>.</u>					1
							Detects multip	lexing level of data buffer stack
				0	0	Level 0	-	
				0	1	Level 1		
					0	Level 2		
				1	1	Level 3		
			L		-	Fixed to 0		
set	Power-on reset	0	0	0	0			
After reset	WDT&SP reset			0	0			
Afte	CE reset			0	0			
CI	ock stop			Reta	ained			

10.4 Operation of Data Buffer Stack

Figure 10-3 shows the operation of the data buffer stack.

As shown in the figure, when the PUT instruction is executed, the contents of the data buffer are transferred to a data buffer stack register specified by the stack pointer, and the stack pointer is incremented by one.


When the GET instruction is executed, the contents of a data buffer stack register specified by the stack pointer are transferred to the data buffer, and the stack pointer is decremented by one.

Therefore, note that the value of the stack pointer is set to 1 if data has been written once because its initial value is 0, and that the stack pointer is set to 0 when data has been written four times.

Note that when writing (PUT) exceeding four levels, the first data are discarded.

Figure 10-3. Operation of Data Buffer Stack

(a) If writing does not exceed level 4



(b) If writing exceeds level 4

0	А		А		А		А		E		E		E
1	Undefined	_	В	-	В		В		В		В		В
2	Undefined		Undefined	_	С		С	_	С		С		С
3	Undefined		Undefined		Undefined		D		D		D		D
Р	∮ UT I	∲ PU1	г	∱ PU1	r i	∤ PUT	. I	∳ PUT	-	∳ GE ⁻	Г	∳ GE ⁻	Г

10.5 Using Data Buffer Stack

A program example is shown below.

Example To save the contents of the data buffer and address register by using INT0 interrupt routine (the contents of the data buffer and address register are not automatically saved when an interrupt occurs).

START:

	BR ; Inter NOP NOP NOP NOP NOP NOP NOP	INITIAL rupt vector addr	; Reset address ress ; SI01 ; SI00 ; TM3 ; TM2 ; TM1 ; TM0 ; INT4 ; INT3 ; INT2 ; INT1
	BR NOP	INTINT0	; INT0 ; Down edge of CE
			, _ o ougo oi o _
	PUT	DBFSTK, DBF	; Saves contents of DBF to first level of data buffer ; stack (DBFSTK)
	GET PUT	DBF, AR DBFSTK, DBF	; Transfers contents of address register (AR) to DBF ; Saves contents of AR to second level of data buffer ; stack
	Proc	cessing B	; INT0 interrupt processing
	GET PUT GET El	AR, DBF	; Restores second level of data buffer stack to data buffer, ; and restores contents of data buffer to address register ; Restores first level of data buffer stack to data buffer
INITIAL:	RETI		
	SET1 El	IP0	
LOOP:			
	Pro	cessing A	
END	BR	LOOP	

10.6 Cautions on Using Data Buffer Stack

The contents of the data buffer stack are not automatically saved when an interrupt is acknowledged, and therefore, must be saved by software.

Even when a bank of the data memory other than BANKO is specified, the contents of the data buffer (existing in BANK0) can be saved or restored by using the PUT and GET instructions.

11. GENERAL-PURPOSE PORTS

The general-purpose ports output high-level, low-level, or floating signals to external circuits, and read high-level or low-level signals from external circuits.

11.1 Outline of General-Purpose Port

Table 11-1 shows the relationship between each port and port register.

The general-purpose ports are classified into I/O, input, and output ports.

The I/O ports are further subclassified into bit I/O ports that can be set to the input or output mode in 1-bit (1-pin) units, and group I/O ports that can be set to the input or output mode in 4-bit (4-pin) units. The input or output mode of each I/O port is specified by the port I/O selection registers (addresses 60H to 6FH) of BANK15.

Port		Pin			Data S	etting Metho	d	
	No.	Symbol	I/O		mory)			
				Bank	Address	Symbol		t Symbol erved Word)
Port 0A	63	P0A3	I/O (bit I/O)	BANK0	70H	P0A	bз	P0A3
	64	P0A2					b ₂	P0A2
	65	P0A1					b1	P0A1
	66	P0A0					bo	P0A0
Port 0B	67	P0B3	I/O (bit I/O)		71H	P0B	b₃	P0B3
	68	P0B2					b ₂	P0B2
	69	P0B1					b1	P0B1
	70	P0B0					bo	P0B0
Port 0C	59	P0C3	I/O (bit I/O)		72H	P0C	b₃	P0C3
	60	P0C2					b2	P0C2
	61	P0C1					b1	P0C1
	62	P0C0					bo	P0C0
Port 0D	22	P0D3	Input		73H	P0D	b₃	P0D3
	23	P0D2					b2	P0D2
	24	P0D1					b1	P0D1
	25	P0D0					bo	P0D0

Table 11-1. Relationship Between Port (Pin) and Port Register (1/3)

Port		Pin			Data S	etting Metho	bd	
	No.	Symbol	I/O		Port Regist	er (Data Me	emory)	
				Bank	Address	Symbol		t Symbol erved Word)
Port 1A	2	P1A3	Input	BANK1	70H	P1A	b₃	P1A3
	3	P1A2					b2	P1A2
	4	P1A1					b1	P1A1
	5	P1A0					bo	P1A0
Port 1B	17	P1B3	Output		71H	P1B	b₃	P1B3
	18	P1B2					b2	P1B2
	19	P1B1					b1	P1B1
	20	P1B0					b ₀	P1B0
Port 1C	26	P1C3	Input		72H	P1C	bз	P1C3
	27	P1C2					b2	P1C2
	28	P1C1					b1	P1C1
	29	P1C0						P1C0
Port 1D	37	P1D3	I/O (bit I/O)		73H	P1D	b₃	P1D3
	38	P1D2					b2	P1D2
	39	P1D1					b1	P1D1
	40	P1D0					b ₀	P1D0
Port 2A	No pin		I/O (bit I/O)	BANK2	70H	P2A	bз	_
	14	P2A2					b2	P2A2
	15	P2A1					b1	P2A1
	16	P2A0					b ₀	P2A0
Port 2B	43	P2B3	I/O (bit I/O)		71H	P2B	b₃	P2B3
	44	P2B2					b2	P2B2
	45	P2B1					b1	P2B1
	46	P2B0					b0	P2B0
Port 2C	55	P2C3	I/O		72H	P2C	bз	P2C3
	56	P2C2	(bit I/O)				b2	P2C2
	57	P2C1					b1	P2C1
	58	P2C0						P2C0
Port 2D	No pin		I/O (bit I/O)		73H	P2D	bз	
	71	P2D2					b2	P2D2
	72	P2D1					b1	P2D1
	73	P2D0						P2D0


Port		Pin		Data Setting Method							
	No.	Symbol	I/O	Port Register (Data Memory)							
				Bank	Address	Symbol	Symbol Bit Symbol (Reserved V				
Port 3A	6	P3A3	I/O	BANK3	70H	P3A	b₃	P3A3			
	7	P3A2	(group I/O)				b ₂	P3A2			
	8	P3A1					b1	P3A1			
	9	P3A0					bo	P3A0			
Port 3B	10	P3B3	I/O		71H	P3B	b3	P3B3			
	11	P3B2	(group I/O)				b ₂	P3B2			
	12	P3B1					b1	P3B1			
	13	P3B0					b٥	P3B0			
Port 3C	47	P3C3	I/O		72H	P3C	b3	P3C3			
	48	P3C2	(group I/O)				b ₂	P3C2			
	49	P3C1					b1	P3C1			
	50	P3C0					b٥	P3C0			
Port 3D	51	P3D3	I/O		73H	P3D	b3	P3D3			
	52	P3D2	(group I/O)				b ₂	P3D2			
	53	P3D1					b1	P3D1			
	54	P3D0					bo	P3D0			
_	No pin		-	BANK4	70H to 73H	-	Fixe	d to 0			
			BANK15 ^{Note}								

Note The μ PD17704A and 17705A do not have BANK 6 to 14. The μ PD17707A and 17708A do not have BANK 10 to 14. 11.2 General-Purpose I/O Ports (P0A, P0B, P0C, P1D, P2A, P2B, P2C, P2D, P3A, P3B, P3C, P3D)

11.2.1 Configuration of I/O port


The following paragraphs (1) and (2) show the configuration of the I/O ports.

(1) POA (POA1, POA0)
POB (POB3, POB2, POB1, POB0)
POC (POC3, POC2, POC1, POC0)
P1D (P1D3, P1D2, P1D1, P1D0)
P2A (P2A2, P2A1, P2A0)
P2B (P2B3, P2B2, P2B1, P2B0)
P2C (P2C3, P2C2, P2C1, P2C0)
P2D (P2D2, P2D1, P2D0)
P3A (P3A3, P3A2, P3A1, P3A0)
P3B (P3B3, P3B2, P3B1, P3B0)
P3C (P3C3, P3C2, P3C1, P3C0)
P3D (P3D3, P3D2, P3D1, P3D0)



Note This is an internal signal that is output when the clock stop instruction is executed. This circuit is designed not to increase the current consumption due to noise even if it is floated.

(2) P0A (P0A3, P0A2)



Note This is an internal signal that is output when the clock stop instruction is execute. This circuit is designed not to increase the current consumption due to noise even if it is floated.

11.2.2 Using I/O port

The input or output mode of the I/O ports is set by I/O selection register P0A, P0B, P0C, P1D, P2A, P2B, P2C, P2D, P3A, P3B, P3C, or P3D of the control registers.

Because P0A, P0B, P0C, P1D, P2A, P2B, P2C, and P2D are bit I/O ports, they can be set to the input or output mode in 1-bit units.

P3A, P3B, P3C, and P3D are group I/O ports, and therefore they are set to the input or output mode in 4bit units.

Setting the output data of or reading the input data of a port is carried out by executing an instruction that writes data to or reads data from the port.

11.2.3 shows the configuration of the I/O selection register of each port.

11.2.4 and 11.2.5 describe how each port is used as an input or output port.

11.2.6 describes the points to be noted when using the I/O ports.

11.2.3 I/O port I/O selection register

The following I/O selection registers of the I/O ports are available.

- Port 0A bit I/O selection register
- Port 0B bit I/O selection register
- Port 0C bit I/O selection register
- Port 1D bit I/O selection register
- Port 2A bit I/O selection register
- Port 2B bit I/O selection register
- Port 2C bit I/O selection register
- Port 2D bit I/O selection register
- Group I/O selection registers (port 3A, port 3B, port 3C, port 3D)

Each I/O selection register sets the input or output mode of the corresponding port pin.

The following paragraphs (1) through (9) describe the configuration and functions of the above I/O selection registers.

(1) Port 0A bit I/O selection register

Name	Flag symbol			ol	Address	Read/write					
	bз	b2	b1	bo							
Port 0A bit I/O selection	Ρ	Р	Р	Р	(BANK15)	R/W					
	0	0	0	0	6FH						
	Α	А	A	A							
	B	В	B	B							
	і 0	 0	 0	0							
	3	2	1	0							
			<u> </u>								
						Cata in					
				-	Cata DOAO aia		out/output mode of port				
0					Sets P0A0 pin to input mode						
				1	Sets P0A0 pin to output mode						
					Sets input/output mode of port						
			0	ר ו ו	Sets P0A1 pin	to input mode					
			1	4 	Sets P0A1 pin	to output mode					
			L	J							
			1	-			out/output mode of port				
		0			Sets P0A2 pin						
		1			Sets P0A2 pin	to output mode					
				-	- Sets input/output mode of port						
	0	ר ו ו			Sets P0A3 pin to input mode						
	1	4 1 1 1			Sets P0A3 pin	to output mode					
T Power-on reset	0	0	0	0							
WDT&SP reset	0			0							
The set of		Reta	i	i							

Clock stop

Retained

(2) Port 0B bit I/O selection register

Name	Flag symbol			ol	Address	Read/write					
	b3	b2	b1	bo							
Port 0B bit I/O selection	Р	Р	Р	Р	(BANK15)	R/W					
	0	0	0	0	6EH						
	В	В	В	В							
	В	В	В	В							
	0	0	0	0							
	3	2	1	0							
						Sets input/output mode of port					
				0	Sets P0B0 pin to input mode						
				1	Sets P0B0 pin	to output mode					
						Sets in	put/output mode of port				
			0	ר ו ו	Sets P0B1 pin	to input mode					
			1	4 	Sets P0B1 pin	to output mode					
						Sets in	put/output mode of port				
		0	1 		Sets P0B2 pin to input mode						
		1	4 1 1 1 1		Sets P0B2 pin to output mode						
					Sets input/output mode of port						
	0	-			Sets P0B3 pin to input mode						
	1				Sets P0B3 pin	to output mode					
☆ Power-on reset	0	0	0	0							

reset	Power-on reset	0	0	0			
After re:	WDT&SP reset	0	0	0	0		
Aft	CE reset	Retained					
Clo	Clock stop Retaine						

(3) Port 0C bit I/O selection register

	Name	Flag symbol		Address	Read/write							
		bз	b2	b1	bo							
Po	rt 0C bit I/O selection	Р	Р	Р	Р	(BANK15)	R/W					
		0	0	0	0	6DH						
		С	С	С	С							
		B	B	B	B							
			і 0	 0	0							
		0	2	1	0							
			-									
							Cata in					
						Cata DOCO aia		put/output mode of port				
	0					Sets P0C0 pin to input mode						
						Sets P0C0 pin	to output mode					
						Sets input/output mode of port						
				0	ר ו ו	Sets P0C1 pin	to input mode					
				1	4 	Sets P0C1 pin	to output mode					
				L	ן נ 							
				1	-			put/output mode of port				
			0			Sets P0C2 pin						
			1	, , ,		Sets P0C2 pin	to output mode					
			Sets input/output mode of port									
	Ο					Sets P0C3 pin to input mode						
1						Sets P0C3 pin	to output mode					
	Dower on react			<u> </u>								
After reset	Power-on reset	0	-		-							
fter I	WDT&SP reset	0										
∣∢	CE reset		Reta	lineo	k							

Clock stop

Retained

(4) Port 1D bit I/O selection register

Name	Flag symbol			ol	Address	Read/write			
	b₃	b2	b1	bo					
Port 1D bit I/O selection	Р	Ρ	Р	Р	(BANK15)	R/W			
	1	1	1	1	6CH				
	D	D	D	D					
	В	В	В	В					
	1	Ι	1	1					
	0	0	0	0					
	3	2	1	0					
				-		Sets in	put/output mode of port		
0					Sets P1D0 pin to input mode				
1					Sets P1D0 pin to output mode				
				-		Sets in	put/output mode of port		
			0	-	Sets P1D1 pin	to input mode			
			1	+ 	Sets P1D1 pin	to output mode			
				-		Sets in	put/output mode of port		
		0	ר י י		Sets P1D2 pin	to input mode			
		1	-		Sets P1D2 pin	to output mode			
					Sets input/output mode of port				
				Sets P1D3 pin to input mode					
	1	-			Sets P1D3 pin	to output mode			
Transformer Power-on reset	0	0	0	0					

reset	Power-on reset	0	0	0	0		
er res	WDT&SP reset	0	0	0	0		
After	CE reset	Retained					
Clo	Clock stop Retaine						

(5) Port 2A bit I/O selection register

	Name	Flag symbol		ymbol Address		Address	Read/write				
		bз	b2	b1	bo						
Po	rt 2A bit I/O selection	0	Р	Р	Р	(BANK15)	R/W				
			2	2	2	6BH					
			А	Α	A						
			В	В	В						
			0 2	0	0						
			2					I			
								put/output mode of port			
0				0	Sets P2A0 pin to input mode						
					1	Sets P2A0 pin to output mode					
					-		Sets in	put/output mode of port			
				0	ר ו ו	Sets P2A1 pin to input mode					
				1	-	Sets P2A1 pin	to output mode				
					-		Sets in	put/output mode of port			
			0	1 		Sets P2A2 pin to input mode					
				Sets P2A2 pin to output mode							
					-	Fixed to 0					
set	Power-on reset	0	0	0	0						
After reset	WDT&SP reset		0	0	0						
Afte	CE reset		Re	etain	ed						
Clo	ock stop		Re	etain	ed						

(6) Port 2B bit I/O selection register

Name	FI	ag s	symb	ol	Address	Read/write	
	bз	b2	bı	bo			
Port 2B bit I/O selection	Р	Р	Р	Р	(BANK15)	R/W	
	2	2	2	2	6AH		
	В	В	В	В			
	В	в	В	В			
	I	I	1				
	0	0	0	0			
	3	2	1	0			
				-		Sets in	put/output mode of port
				0	Sets P2B0 pin	to input mode	
				1	Sets P2B0 pin	to output mode	
							put/output mode of port
			0	, , ,	Sets P2B1 pin	to input mode	
			1	 J	Sets P2B1 pin	to output mode	
				-		Sets in	put/output mode of port
		0			Sets P2B2 pin	to input mode	
		1	-			to output mode	
			j		r		
		1				Sets in	put/output mode of port
	0	1			Sets P2B3 pin	to input mode	
	1				Sets P2B3 pin	to output mode	
₽ower-on reset	0	0	0	0			

reset	Power-on reset	0	0	0	0
er res	WDT&SP reset	0	0	0	0
After	CE reset		Reta	lineo	ł
Clo	ock stop		Reta	lineo	ł

(7) Port 2C bit I/O selection register

	Name	FI	ag s	ymb	ol	Address	Read/write	
		bз	b2	b1	bo			
Po	rt 2C bit I/O selection	Р	Р	Р	Р	(BANK15)	R/W	
		2	2	2	2	69H		
		С	С	С	С			
		B	B	B	B			
		0	1 0	 0	0			
		3	2	1	0			
					-		Sets in	out/output mode of port
					0	Sets P2C0 pin	to input mode	
					1		to output mode	
					L			
					}		-	out/output mode of port
				0	- - -	Sets P2C1 pin	-	
				1	;	Sets P2C1 pin	to output mode	
					•		Sets in	put/output mode of port
			0	1 		Sets P2C2 pin	to input mode	
			1	+ 		Sets P2C2 pin	to output mode	
					_		Sets in	out/output mode of port
		0	-			Sets P2C3 pin	to input mode	· · ·
		1	-				to output mode	
eset	Power-on reset		0		0			
After reset	WDT&SP reset	0	0	0	0			
Af	CE reset		Reta	lineo	b			

Clock stop

Retained


(8) Port 2D bit I/O selection register

	Name	FI	ag s	ymb	ol	Address	Read/write	
		bз	b2	b1	bo			
Por	rt 2D bit I/O selection	0	Р	Ρ	Р	(BANK15)	R/W	
			2	2	2	68H		
			D	D	D			
			В	В	В			
			 0	і 0	0			
			2	1	0			
				<u> </u>				
							Sata in	put/output mode of port
						Cata DODO aia		
					0	Sets P2D0 pin		
					1	Sets P2D0 pin	to output mode	
							Sets in	put/output mode of port
				0	1 	Sets P2D1 pin	to input mode	
				1	4 1 1 1	Sets P2D1 pin	to output mode	
							Sets in	put/output mode of port
			0			Sets P2D2 pin	to input mode	
			1			Sets P2D2 pin	to output mode	
						Fixed to 0		
 ,								
set	Power-on reset	0	0	0	0			
After reset	WDT&SP reset		0	0	0			
Aft	CE reset		Re	tain	ed			

Retained Retained

Clock stop

(9) Group I/O selection register (ports 3A, 3B, 3C, 3D)



11.2.4 When using I/O port as input port

The port pin to be set to the input mode is selected by the I/O selection register corresponding to the port. Ports P0A, P0B, P0C, P1D, P2A, P2B, P2C, and P2D can be set to the input or output mode in 1-bit units. P3A, P3B, P3C, and P3D can be set to the input or output mode in 4-bit units.

The pin set to the input mode is floated (Hi-Z) and waits for input of an external signal.

The input data is read by executing a read instruction (such as SKT) to the port register corresponding to the port pin.

1 is read from the port register when a high level is input to the corresponding port pin; when a low level is input to the port pin, 0 is read from the register.

When a write instruction (such as MOV) is executed to the port register corresponding to the pin set in the input mode, the contents of the output latch are rewritten.

11.2.5 When using I/O port as output port

The port pin to be set to the output mode is selected by the I/O selection register corresponding to the port. Ports P0A, P0B, P0C, P1D, P2A, P2B, P2C, and P2D can be set to the input or output mode in 1-bit units. P3A, P3B, P3C, and P3D can be set to the input or output mode in 4-bit units.

The pin set to the output mode outputs the contents of the output latch.

The output data is set by executing a write instruction (such as MOV) to the port register corresponding to the port pin.

Write 1 to the port register to output a high level to the port pin; write 0 to output a low level. The port pin can be also floated (Hi-Z) if it is set to the input mode.

If a read instruction (such as SKT) is executed to the port register corresponding to a port pin set to the output mode, the contents of the output latch are read.

Note, however, that the contents of the output latch of the P0A3 and P0A2 pins may differ from the read contents because the status of these pins are read as are (refer to **11.2.6**).

11.2.6 Cautions on using I/O port (P0A3 and P0A2 pins)

When using the P0A3 and P0A2 pins in the output mode, the contents of the output latch may be rewritten as shown in the example below.

Example To set the P0A3 and P0A2 pins to the output mode

	BANK15		
	INITFLG	P0ABI03, P0ABI02, NOT P0ABI01, NOT P0ABI00	; Sets P0A3 and P0A2 pins to
			output mode
	INITFLG	P0A3, P0A2, NOT P0A1, NOT P0A0	; Outputs high level to P0A3 and
			P0A2 pins
;	<1>		
	CLR1	P0A3	; Outputs low level to P0A3 pin
	MACRO	EXTEND	
	AND	.MF.P0A3 SHR 4, #.DF.(NOT P0A3 AND 0FH)	

If the P0A2 pin is externally made low when the instruction in the above example <1> is executed, the contents of the output latch of the P0A2 pin are rewritten to 0 by the CLR1 instruction. In other words, if an instruction that reads the contents of port register P0A is executed while the P0A3 or P0A2 pin is set to the output mode, the contents of the output latch are rewritten to the pin level at that time, regardless of the previous status.

11.2.7 Status of I/O port after reset

(1) After power-on reset

All the I/O ports are set to the input mode. The contents of the output latch are reset to 0.

(2) After WDT&SP reset

All the I/O ports are set to the input mode. The contents of the output latch are reset to 0.

(3) After CE reset

The setting of the input or output mode is retained. The contents of the output latch are also retained.

(4) On execution of clock stop instruction

The setting of the input or output mode is retained. The contents of the output latch are also retained.

(5) In halt status


The previous status is retained.

11.3 General-Purpose Input Port (P0D, P1A, P1C)

11.3.1 Configuration of input port


The following paragraphs (1) and (2) show the configuration of the input port.

(1) POD (POD3, POD2, POD1, POD0)



Note This is an internal signal output on execution of the clock stop instruction. Its circuit is designed not to increase the current consumption due to noise even if the pin is floated.

(2) P1A (P1A3, P1A2, P1A1, P1A0) P1C (P1C3, P1C2, P1C1, P1C0)



Note This is an internal signal output on execution of the clock stop instruction. Its circuit is designed not to increase the current consumption due to noise even if the pin is floated. (Except P1A3, P1A2, P1A0)

11.3.2 Using input port

The input data is read by executing a read instruction (such as SKT) to the port register corresponding to the port pin.

1 is read from the port register when a high level is input to the corresponding port pin; when a low level is input to the port pin, 0 is read from the register.


Nothing is affected even if a write instruction (such as MOV) is executed to the port register.

P0D has a pull-down resistor that can be connected or disconnected by software in 1-bit units. The pull-down resistor is connected when 0 is written to the corresponding bit of the port 0D pull-down resistor selection register. When 1 is written to the corresponding bit of this register, the pull-down resistor is disconnected.

11.3.3 Port 0D pull-down resistor selection register

The port 0D pull-down resistor selection register specifies whether a pull-down resistor is connected to P0D3 through P0D0 pins. The configuration and function of this register are illustrated below.

• Port 0D pull-down resistor selection register



11.3.4 Status of input port after reset

(1) After power-on reset

All the input ports are set to the input mode. All the pull-down resistors of P0D are connected.

(2) After WDT&SP reset

All the input ports are set to the input mode. All the pull-down resistors of P0D are connected.

(3) After CE reset

The input ports are set to the input mode. The pull-down resistors of P0D retain the previous status.

(4) On execution of clock stop instruction

The input ports are set to the input mode. The pull-down resistors of P0D retain the previous status.

(5) In halt status


The previous status is retained.

11.4 General-Purpose Output Port (P1B)

11.4.1 Configuration of output port

The configuration of the output port is shown below.

(1) P1B (P1B3, P1B2, P1B1, P1B0)



11.4.2 Using output port

The output port outputs the contents of the output latch to each pin.

The output data is set by executing a write instruction (such as MOV) to the port register corresponding to the port pin.

Write 1 to the port register to output a high level to the port pin; write 0 to output a low level.

However, because P1B is an N-ch open-drain output port, it is floated when it outputs a high level. Therefore, an external pull-up resistor must be connected to this port.

If a read instruction (such as SKT) is executed to the port register, the contents of the output latch are read.

11.4.3 Status of output port after reset

(1) After power-on reset

The contents of the output latch are output. The contents of the output latch are reset to 0.

(2) After WDT&SP reset

The contents of the output latch are output. The contents of the output latch are reset to 0.

(3) After CE reset

The contents of the output latch are output. The contents of the output latch are retained.

(4) On execution of clock stop instruction

The contents of the output latch are output. The contents of the output latch are retained.

(5) In halt status

The contents of the output latch are output. The contents of the output latch are retained.

12. INTERRUPTS

12.1 Outline of Interrupt Block

Figure 12-1 outlines the interrupt block.

As shown in the figure, the interrupt block temporarily stops the currently executed program and branches execution to a vector address in response to an interrupt request output by a peripheral hardware unit.

The interrupt block consists of an interrupt request servicing block corresponding to each peripheral hardware unit, interrupt enable flip-flop that enables all interrupts, stack pointer that is controlled when an interrupt is acknowledged, address stack register, program counter, and interrupt stack.

The interrupt control block of each peripheral hardware unit consists of an interrupt request flag (IRQ $\times\times\times$) that detects the corresponding interrupt request, interrupt enable flag (IP $\times\times\times$) that enables the interrupt, and vector address generator (VAG) that specifies a vector address when the interrupt is acknowledged.

The μ PD17709A has the following 12 types of maskable interrupts.

- CE pin falling edge interrupt
- INT0 to INT4 interrupts
- Timer 0 to timer 3 interrupts
- Serial interface 0 and serial interface 1 interrupts

When an interrupt is acknowledged, execution branches to a predetermined address, and the interrupt is serviced.




Figure 12-1. Outline of Interrupt Block

12.2 Interrupt Control Block

An interrupt control block is provided for each peripheral hardware unit. This block detects issuance of an interrupt request, enables the interrupt, and generates a vector address when the interrupt is acknowledged.

12.2.1 Configuration and function of interrupt request flag (IRQ×××)

Each interrupt request flag is set to 1 when an interrupt request is issued by the corresponding peripheral hardware unit, and is reset to 0 when the interrupt is acknowledged.

Writing the interrupt request flag to 1 via a window register is equivalent to issuance of the interrupt request.

By detecting the interrupt request flag when an interrupt is not enabled, issuance status of each interrupt request can be detected.

Once the interrupt request flag has been set, it is not reset until the corresponding interrupt is acknowledged, or until 0 is written to the flag via a window register.

Even if two or more interrupt requests are issued at the same time, the interrupt request flag corresponding to the interrupt that has not been acknowledged is not reset.

Figures 12-2 through 12-13 show the configuration and function of the respective interrupt request registers.

Figure 12-2.	Configuration of Serial Interface	1 Interrupt Request Register
--------------	-----------------------------------	------------------------------

	Name	FI	ag s	ymb	ol	Address	Read/write	
		bз	b2	b1	bo			
Se	rial interface 1	0	0	0	I	34H	R/W	
inte	errupt request		 		R			
			 	 	Q			
			 	 	S			
			, , , ,		0			
			 		1			
						Indicate	es interrupt requ	est issuance status of serial interface 1
					0	Interrupt reque	est not issued	
					1	Interrupt reque	est issued	
					-	Fixed to 0		
set	Power-on reset	0	0	0	0			
After reset	WDT&SP reset				0			
Aft	CE reset				R			

R

Clock stop R: Retained

Figure 12-3. Configuration of Serial Interface 0 Interrupt Request Register

	Name	FI	ag s	ymb	ol	Address	Read/write	
		bз	b2	b1	bo			
Se	rial interface 0	0	0	0	1	35H	R/W	
inte	errupt request			 	R			
				1 1 1	Q			
				1	S			
			 	 	I			
				1 1 1	0			
					0			
					-	Indicat	es interrupt requ	est issuance status of serial interface 0
					0	Interrupt reque	est not issued	
					1	Interrupt reque	est issued	
						Fixed to 0		
iet	Power-on reset	0	0	0	0			
After reset	WDT&SP reset				0			
Afte	CE reset				R			
Clo	ock stop				R			

R: Retained

Figure 12-4. Configuration of Timer 3 Interrupt Request Register

Name	F	Flag symbol		bol	Address	Read/write
	ba	3 b	2 b1	bo	-	
Timer 3	0	C	0 0	1	36H	R/W
interrupt request				R		
				Q		
				Т		
			-	М		
				3		
	L					
				-	· Ir	idicates interrupt
				0	Interrupt requ	est not issued
				1	Interrupt requ	est issued
				-	Fixed to 0	
Power-on reset	0) 0	0		
WDT&SP reset				0		
E reset				R		

Clock stop R: Retained R

	Name	F	ag s	ymb	ol	Address	Read/write	
		bз	b2	b1	bo			
Tin	ner 2	0	0	0	I	37H	R/W	
inte	errupt request		- - - -		R			
					Q			
			1 1 1		т			
			-	 	м			
					2			
					4	Ir	ndicates interrupt	equest issuance status of timer 2
					0	Interrupt requ	est not issued	
					1	Interrupt requ	est issued	
						Fixed to 0		
et	Power-on reset	0	0	0	0			
After reset	WDT&SP reset				0			
Afte	CE reset				R			
Clo	ock stop				R			
D	Detained					•		

Figure 12-5. Configuration of Timer 2 Interrupt Request Register

R: Retained

Clock stop

R: Retained



Na	ame	Fl	ag s	ymb	ol	Address	Read/write		
		b₃	b2	b1	bo				
Timer 1		0	0	0	Ι	38H	R/W		
interrupt reque	est			 	R				
					Q				
					т				
					М				
					1				
								I	
					-	In	dicates interrupt	request issuance status c	of timer 1
					0	Interrupt reque	est not issued		
					1	Interrupt reque	est issued		
						Fixed to 0			
	reset	0	0	0	0				
Fower-on		U .	-						
Power-on WDT&SP				1	0				

R

Figure 12-7. Configuration of Timer 0 Interrupt Request Register

Name	FI	ag s	ymb	ol	Address	Read/write	
	b₃	b2	b1	bo			
Timer 0	0	0	0	1	39H	R/W	
interrupt request		1	1	R			
		1		Q			
		1 1 1	 	т			
		1 1 1	 	М			
		1		0			
							•
				-	lr	ndicates interrupt	request issuance status of timer
				0	Interrupt requ	est not issued	
				1	Interrupt requ	est issued	
				-	Fixed to 0		
<u> </u>				-			
Power-on reset	0	0	0	0			
Power-on reset WDT&SP reset				0			
E reset				R			


Clock stop R: Retained

	Name	Jame Flag symbol		Address	Read/write						
		bз	b2	bı	bo						
IN	T4 pin	I	0	0	Т	ЗАН	R/W				
inte	errupt request	N			R						
		т	- 	 	Q						
		4	 	1 1 1	4						
			Ind	licates interrupt	request issuance status of INT4 pin						
0			Interrupt reque	Interrupt request not issued							
					1	Interrupt request issued					
						Fixed to 0					
					-	Detects status of INT4 pin					
		0	1 1 1			Low level is inp	out				
		1	- - - - -			High level is in	put				
et]					
After reset	WDT&SP reset	U			0						
Afte	CE reset	U			R						
Clo	ock stop	U			R						

Figure 12-8. Configuration of INT4 Pin Interrupt Request Register

U: Undefined, R: Retained

Figure 12-9. Configuration of INT3 Pin Interrupt Request Register



U: Undefined, R: Retained




Figure 12-10. Configuration of INT2 Pin Interrupt Request Register

set	Power-on reset	U	0	0	0						
After reset	WDT&SP reset	U			0						
Afte	CE reset	U			R						
Clo	ock stop	U			R						
U:	U: Undefined, R: Retained										

Data Sheet U15722EJ1V1DS

Figure 12-11. Configuration of INT1 Pin Interrupt Request Register

	Name Flag sym		ag symbol		Address	Read/write					
		bз	b2	b1	bo						
IN	T1 pin	I	0	0	I	3DH	R/W				
int	errupt request	N	- - - -	1	R						
		Т		1	Q						
		1	<u> </u>	<u>.</u>	1			J			
			L								
				Inc	licates interrupt	request issuance status of INT1 pin					
0				0	Interrupt request not issued						
	1			Interrupt reque	est issued						
					-	Fixed to 0					
					•	Detects status of INT1 pin					
		0				Low level is in	put				
		1				High level is in	put				
et	Power-on reset	U	0	0	0						
After reset	WDT&SP reset	U	: _	1	0						
Afte	CE reset	U			R						
Clo	ock stop	U			R						

U: Undefined, R: Retained

	Name	F	ag s	ymb	ol	Address	Read/write				
		bз	b2	b1	bo						
IN	T0 pin	I	0	0	I	3EH	R/W				
int	errupt request	N	- - - -		R						
		Т	1		Q						
		0	 		0						
				-	Ind	licates interrupt	request issuance status of INT0 pin				
0				0	Interrupt reque	Interrupt request not issued					
					1	1 Interrupt request issued					
						Fixed to 0					
					-	Detects status of INT0 pin					
		0				Low level is in	out				
	1					High level is in	put				
et	Power-on reset	U	0	0	0						
After reset	WDT&SP reset	υ			0						
Afte	CE reset	υ			R						
Clo	ock stop	υ			R						

Figure 12-12. Configuration of INT0 Pin Interrupt Request Register

U: Undefined, R: Retained

Figure 12-13. Configuration of CE Pin Interrupt Request Register

Name	FI	ag s	symt	ool	Address	Read/write				
	bз	b2	b1	bo						
CE pin interrupt request	C E	0		R Q	3FH	R/W				
			S T T							
					lr	ndicates interrupt	request issuance status of CE pin			
0				0	Interrupt requ	Interrupt request not issued				
1 In					Interrupt requ	est issued				
				-		Detects status of CE reset counter				
			0		Stops					
			1		Operates					
				_						
				•	Fixed to 0					
				-		Dete	ects status of CE pin			
	0				Low level is in	iput				
	1	-			High level is ir	nput				
ਰੂ Power-on reset	U	0	0	0						
WDT&SP reset	U		0	0						
CE reset	U		0	R						

U : Undefined, R: Retained

Clock stop

U

0 R

12.2.2 Function and configuration of interrupt request flag (IP $\!\times\!\!\times\!\!\times\!\!$

Each interrupt request flag enables the interrupt of the corresponding peripheral hardware unit. In order for an interrupt to be acknowledged, all the following conditions must be satisfied.

- The interrupt must be enabled by the corresponding interrupt request flag.
- The interrupt request must be issued by the corresponding interrupt request flag.
- The EI instruction (which enables all interrupts) must be executed.

The interrupt enable flags are located on the interrupt enable register on the register file. Figures 12-14 through 12-16 show the configuration and function of each interrupt enable register.

Name	FI	ag s	ymt	ol	Address	Read/write	
	b₃	b2	b1	bo			
Interrupt enable 1	1	I	1	1	2DH	R/W	
	P	Ρ	Р	Р			
	s	s	т	т			
	1	T	м	м			
	0	0	3	2			
	1	0					
						Enables o	r disables timer 2 interrupt
				0	Disables		
				1	Enables		
				•		Enables o	r disables timer 3 interrupt
			0	+	Disables		
			1		Enables		
				•		Enables or disa	ables serial interface 0 interrupt
		0	, , , ,		Disables		
		1	1		Enables		
				-		Enables or disa	ables serial interface 1 interrupt
	0						
	1				Enables		

Figure 12-14. Configuration of Interrupt Enable Register 1

set	Power-on reset	0	0	0	0	
After reset	WDT&SP reset	0	0	0	0	
Afte	CE reset	Retained				
Clo	ock stop	Retained				

Name	Fla	ag s	symb	loc	Address	Read/write	
	b₃	b2	b1	bo			
Interrupt enable 2	I	1	1	1	2EH	R/W	
	Р	Р	P	P			
	т	т	4	3			
	М	м					
	1	0					
							1
				-		Enables or	disables INT3 pin interrupt
				0	Disables		
				1	Enables		
				L			
						Enables or	disables INT4 pin interrupt
			0	-	Disables		
			1		Enables		
			L	-			
				•		Enables o	or disables timer 0 interrupt
		0	- - -		Disables		
		1			Enables		
		L					
				-		Enables o	r disables timer 1 interrupt
	0	1			Disables		
	1	+			Enables		

Figure 12-15. Configuration of Interrupt Enable Register 2

set	Power-on reset	0	0	0	0		
After reset	WDT&SP reset	0	0	0	0		
Aft	CE reset	Retained					
Clo	ock stop	Retained					

	b2	bı		-		
			bo			
. ¦	Ι	I	I	2FH	R/W	
> ¦	Ρ	P	Р			
2	1	0	С			
			E			
					·	
				-	Enables o	r disables CE pin interrupt
			0	Disables		
			1	Enables		
				-	Enables or	disables INT0 pin interrupt
		0		Disables		
		1		Enables		
			•	-	Enables or	disables INT1 pin interrupt
	0	-		Disables		
	1	- - - -		Enables		
			-		Enables or	disables INT2 pin interrupt
)				Disables		
				Enables		
					E 0 Disables 1 Enables 0 Disables 1 Enables 1 Enables 1 Disables 1 Enables 1 Disables 1 Disables 1 Disables	E E E E E E E E E E E E E E

Figure 12-16. Configuration of Interrupt Enable Register 3

set	Power-on reset	0	0	0	0		
After reset	WDT&SP reset	0	0	0	0		
Afte	CE reset	Retained					
Clo	ock stop	Retained					

12.2.3 Vector address generator (VAG)

The vector address generator generates a branch address (vector address) of the program memory corresponding to an interrupt source that has been acknowledged from the corresponding peripheral hardware. Table 12-1 shows the vector addresses of the respective interrupt sources.

Interrupt Source	Vector Address				
Falling edge of CE pin	00CH				
INT0 pin	00BH				
INT1 pin	00AH				
INT2 pin	009H				
INT3 pin	008H				
INT4 pin	007H				
Timer 0	006H				
Timer 1	005H				
Timer 2	004H				
Timer 3	003H				
Serial interface 0	002H				
Serial interface 1	001H				

Table 12-1. Interrupt Sources and Vector Addresses

12.3 Interrupt Stack Register

12.3.1 Configuration and function of interrupt stack register

Figure 12-17 shows the configuration of the interrupt stack register.

The interrupt stack register saves the contents of the following system registers (except the address register (AR)) when an interrupt is acknowledged.

- Window register (WR)
- Bank register (BANK)
- Index register (IX)
- General pointer (RP)
- Program status word (PSWORD)

When an interrupt is acknowledged and the contents of the above system registers are saved to the interrupt stack, the contents of the above system registers, except the window register, are reset to 0.

The interrupt stack can save the contents of the above system registers at up to four levels.

Therefore, interrupts can be nested up to four levels.

The contents of the interrupt stack register are restored to the system registers when the interrupt return (RETI) instruction is executed.

The contents of the interrupt stack register are undefined after power-on reset.

The previous contents are retained after CE reset and on execution of the clock stop instruction.

Interrupt stack pointer of system register			ck					Interrupt	stack regist	ter (INTSK)						
			ster		Name	Window stack WRSK	Bank stack BANKSK	Index stack H IXHSK	Index stack M IXHSK	Index stack L IXHSK	Pointer stack H RPHSK	Pointer stack L RPLSK	Status stack PSWSK			
Bit					Address		Bit									
ł) 3	b2	bı	b٥			b3 b2 b1 b0	b3 b2 b1 b0	b3 b2 b1 b0	b3 b2 b1 b0	b3 b2 b1 b0	b3 b2 b1 b0	b3 b2 b1 b0	b3 b2 b1 b0		
	0	s	s	s		- OH	Undefined									
		Y S	Y S	Y S		- 1H				INTS	S K 1					
		S P	S P	S P		2H				INTS	5 K 2					
		2	1	0		- 3H				ΙΝΤ	SK3					
					-	- 4H				ΙΝΤ	SK4					
						5H		<u> i i i </u>	<u> i i i </u>	Unde	efined	<u> i i i </u>	<u> i i i</u>			

Figure 12-17. Configuration of Interrupt Stack Register

12.3.2 Interrupt stack pointer of system register

The interrupt stack pointer of the system register detects the nesting level of interrupts. The interrupt stack pointer can be only read and cannot be written.

The configuration and function of the interrupt stack pointer are illustrated below.

Name		Flag symbol			Address	Read/write		
		b2	bı	bo				
Interrupt stack pointer of		ŝ	ŝ	ŝ	08H	R		
system registers		Y	1	1				
		s	s	s				
		R	R	R				
		s	S	s				
		Р	Р	Р				
		2	1	0				
				-	Γ	Detects level of i	nterrupt stack of system registers	
		0	0	0	Use prohibited			
		0	0	1	4 levels (INTS	K1)		
		0	1	0	3 levels (INTS	K2)		
		0	1	1	2 levels (INTS	K3)		
		1	0	0	1 level (INTSK	(4)		
		1	0	1	0 level			
					Fixed to 0			

reset	Power-on reset	0		1	0	1
er re:	WDT&SP reset		1	1	0	1
After I	CE reset			1	0	1
Clo	ock stop	,	Retained			

12.3.3 Interrupt stack operation

Figure 12-8 shows the operation of the interrupt stack.

When nested interrupts exceeding four levels are acknowledged, since the contents saved first are discarded they therefore must be saved by the program.

Figure 12-18. Operation of Interrupt Stack (1/2)

(a) Where interrupt nesting level is 4 or less





Figure 12-18. Operation of Interrupt Stack (2/2)





Caution The system is reset when an interrupt of level 5 is acknowledged.

However, the ISPRES flag, which resets the non-maskable interrupt if the interrupt stack overflows or underflows, must be set to 1. This flag is 1 after system reset, and can then be written only once.

12.4 Stack Pointer, Address Stack Registers, and Program Counter

The address stack registers save a return address when execution returns from an interrupt routine. The stack pointer specifies the address of an address stack register.

When an interrupt is acknowledged, the value of the stack pointer is decremented by one, and the value of the program counter at that time is saved to an address stack register specified by the stack pointer.

Next, the interrupt routine is executed. When the interrupt return (RETI) instruction is executed after that, the contents of an address stack register specified by the stack pointer are restored to the program counter, and the value of the stack pointer is incremented by one.

For further information, also refer to 3. ADDRESS STACK (ASK).

12.5 Interrupt Enable Flip-Flop (INTE)

The interrupt enable flip-flop enables or disables the 12 types of maskable interrupts.

When this flip-flop is set, all the interrupts are enabled. When it is reset, all the interrupts are disabled. This flip-flop is set or reset by dedicated instructions EI (to set) and DI (to reset).

The EI instruction sets this flip-flop when the instruction next to EI is executed, and the DI instruction resets the flip-flop while it is being executed.

When an interrupt is acknowledged, this flip-flop is automatically reset.

This flip-flop is also reset after a power-on reset, after a reset by the RESET pin, at a watchdog timer, overflow or underflow of the stack, and after CE reset. The flip-flop retains the previous status on execution of the clock stop instruction.

12.6 Acknowledging Interrupt

12.6.1 Acknowledging interrupt and priority

The following operations are performed before an interrupt is acknowledged.

- (1) Each peripheral hardware unit outputs an interrupt request signal to the corresponding interrupt request block if a given interrupt condition (for example, input of the falling signal to the INT0 pin) is satisfied.
- (2) When each interrupt request block acknowledges an interrupt request signal from the corresponding peripheral hardware unit, it sets the corresponding interrupt request flag (for example, IRQ0 flag if it is the INT0 pin that has issued the interrupt request) to 1.
- (3) The interrupt enable flag corresponding to each interrupt request flag (for example, IP0 flag if the interrupt request flag is IRQ0) is set to 1 when each interrupt request flag is set to 1, and each interrupt request block outputs 1.
- (4) The signal output by the interrupt request block is ORed with the output of the interrupt enable flip-flop, and an interrupt acknowledge signal is output.

This interrupt enable flip-flop is set to 1 by the EI instruction, and reset to 0 by the DI instruction.

If 1 is output by each interrupt request processing block while the interrupt enable flip-flop is set to 1, the interrupt is acknowledged.

As shown in Figure 12-1, the output of the interrupt enable flip-flop is input to each interrupt request block via an AND circuit when an interrupt is acknowledged.

The signal input to each interrupt request block causes the interrupt request flag corresponding to each interrupt request flag to be reset to 0 and the vector address corresponding to each interrupt to be output.

If the interrupt request block outputs 1 at this time, the interrupt acknowledge signal is not transferred to the next stage. If two or more interrupt requests are issued at the same time, therefore, the interrupts are acknowledged according to the priority shown in Table 12-2.

Unless the interrupt request enable flag is set to 1, the corresponding interrupt is not acknowledged.

Therefore, by resetting the interrupt enable flag to 0, the interrupt with a high hardware priority can be disabled.

Interrupt Source	Priority					
Falling edge of CE pin	1					
INT0 pin	2					
INT1 pin	3					
INT2 pin	4					
INT3 pin	5					
INT4 pin	6					
Timer 0	7					
Timer 1	8					
Timer 2	9					
Timer 3	10					
Serial interface 0	11					
Serial interface 1	12					

Table 12-2. Interrupt Priority

12.6.2 Timing chart when interrupt is acknowledged

The timing charts in Figure 12-19 illustrate the operations performed when an interrupt or interrupts are acknowledged.

Figure 12-19 (1) is the timing chart when one interrupt is acknowledged.

(a) in (1) is the timing chart where the interrupt request flag is set to 1 after all the others, and (b) is the timing chart where the interrupt enable flag is set to 1 after all the others.

In either case, the interrupt is acknowledged when the interrupt request flag, interrupt enable-flip flop, and interrupt enable flag all have been set to 1.

If the flag or flip-flop that has been set last is set in the first instruction cycle of the "MOVT DBF, @AR" instruction or by an instruction that satisfies a given skip condition, the interrupt is acknowledged in the second instruction cycle of the "MOVT DBF, @AR" instruction or after the instruction that is skipped (this instruction is treated as NOP) has been executed.

The interrupt enable flip-flop is set in the instruction cycle next to that in which the El instruction is executed. Therefore, the interrupt is acknowledged after the instruction next to the El instruction has been executed even when the interrupt request flag is set in the execution cycle of the El instruction.

(2) in Figure 12-19 is the timing chart where two or more interrupts are used.


When two or more interrupts are used, the interrupts are acknowledged according to the hardware priority if all the interrupt enable flags are set. However, the hardware priority can be changed by setting the interrupt enable flags by the program.

"Instruction cycle" shown in Figure 12-19 is a special cycle in which the interrupt request flag is reset, a vector address is specified, and the contents of the program counter are saved after an interrupt has been acknowledged. It takes 1.78 μ s, which is equivalent to one instruction execution time, to be completed.


For details, refer to 12.7 Operation After Interrupt Has Been Acknowledged.


Figure 12-19. Timing Charts When Interrupt Is Acknowledged (1/3)


- (1) When one interrupt (e.g., rising of INT0 pin) is used
 - (a) If there is no interrupt mask time by the interrupt flag (IP $\times\times\times$)
 - <1> If a normal instruction which is not "MOVT" or an instruction that satisfies a skip condition is executed when interrupt is acknowledged




<2> If "MOVT" or an instruction that satisfies a skip condition is executed when interrupt is acknowledged








(b) If interrupt is kept pending by the interrupt enable flag




(2) If two or more interrupts (e.g., INT0 pin and INT1 pin) are used



(a) Hardware priority

Figure 12-19. Timing Charts When Interrupt Is Acknowledged (3/3)



(b) Software priority

12.7 Operations After Interrupt Has Been Acknowledged

When an interrupt is acknowledged, the following operations are sequentially performed automatically.

- (1) The interrupt enable flip-flop and the interrupt request flag corresponding to the acknowledged interrupt request are reset to 0. As a result, the other interrupts are disabled.
- (2) The contents of the stack pointer are decremented by one.
- (3) The contents of the program counter are saved to an address stack register specified by the stack pointer. At this time, the contents of the program counter are the program memory address after the address at which the interrupt has been acknowledged.

For example, if a branch instruction is executed when the interrupt has been acknowledged, the contents of the program counter are the branch destination address. If a subroutine call instruction is executed, the contents of the program counter are the call destination address. If the skip condition of a skip instruction is satisfied, the next instruction is executed as NOP and then the interrupt is acknowledged. Consequently, the contents of the program counter are the address after that of the instruction that is skipped.

- (4) The contents of the system registers (except the address register) are saved to the interrupt stack.
- (5) The contents of the vector address generator corresponding to the interrupt that has been acknowledged are transferred to the program counter. In other words, execution branches to the interrupt routine.

The operations (1) through (5) above require the time of one special instruction cycle (1.78 μ s) in which normal instruction execution is not performed.

This instruction cycle is called an "interrupt cycle".

In other words, the time of one instruction cycle $(1.78 \,\mu s)$ is required after an interrupt has been acknowledged until execution branches to the corresponding vector address.

12.8 Returning from Interrupt Routine

The interrupt return (RETI) instruction is used to return from an interrupt routine to the processing during which an interrupt was acknowledged.

When the RETI instruction is executed, the following operations are sequentially performed automatically.

- (1) The contents of an address stack register specified by the stack pointer are restored to the program counter.
- (2) The contents of the interrupt stack are restored to the system registers.
- (3) The contents of the stack pointer are incremented by one.

The operations (1) through (3) above require one instruction cycle (1.78 μ s) in which the RETI instruction is executed.

The only difference between the RETI instruction and the RET and RETSK instructions, which are subroutine return instructions, is the restoration of the bank register and index register in step (2) above.

12.9 External Interrupts (CE and INT0 to INT4 Pins)

12.9.1 Outline of external interrupts

Figure 19-20 outlines the external interrupts.

As shown in the figure, external interrupt requests are issued at the rising or falling edges of signals input to the INT0 to INT4 pins, and at the falling edge of the CE pin.

Whether an interrupt request is issued at the rising or falling edge of an INT pin is independently specified by the program.

The INT0 to INT4 and CE pins are Schmitt-triggered input pins to prevent malfunctioning due to noise. These pins do not acknowledge a pulse input of less than 100 ns.




Figure 12-20. Outline of External Interrupts

12.9.2 Edge detection block

The edge detection block specifies the valid edge (rising or falling edge) of an input signal that issues the interrupt request of INT0 to INT4 pins, by using the interrupt edge selection register.

Figure 12-21 shows the configuration and function of the interrupt edge selection register.

Figure 12-21. Configuration of Interrupt Edge Selection Register (1/2)

	Name	F	ag	symb	ool	Address	Read/write	
		bз	b2	b1	bo			
In	terrupt edge selection 1	I	I	1	I	1EH	R/W	
		Е	Ν	E	Ν			
		G	т	G	т			
		4	4	3	3			
			s		s			
			Е		E			
			L	-	L			
							1	
					-		Selects f	unction of P1A2/INT3 pin
					0	Interrupt pin (e	edge detector op	erates)
					1	General-purpo	se port pin (edg	e detector stops)
					•	Sel	ects input edge	to issue interrupt request (INT3 pin)
				0	1	Rising edge		
				1	-	Falling edge		
					-			
			L		•		Selects f	unction of P1A3/INT4 pin
			0			Interrupt pin (e	edge detector op	erates)
			1			General-purpo	se port pin (edg	e detector stops)
			_					
					-	Sel	ects input edge	to issue interrupt request (INT4 pin)
		0	-			Rising edge		
		1				Falling edge		
set	Power-on reset	0	0	0	0			
After reset	WDT&SP reset	0	0	0	0			
Aft	CE reset	Re	etair	ned				

Caution The external input is delayed about 100 ns.

Retained

Clock stop

Figure 12-21. Configuration of Interrupt Edge Selection Register (2/2)

	Name	FI	ag s	symb	ol	Address	Read/write	
		b₃	b2	b1	bo			
Int	errupt edge selection 2	0	I	1	1	1FH	R/W	
			Е	E	E			
			G	G	G			
			2	1	0			
								1
					-	Sel	lects input edge	to issue interrupt request (INT0 pin)
					0	Rising edge		
					1	Falling edge		
					-	Sel	lects input edge	to issue interrupt request (INT1 pin)
				0		Rising edge		
				1		Falling edge		
					-	Sel	lects input edge	to issue interrupt request (INT2 pin)
			0			Rising edge		
			1	-		Falling edge		
				-				
		L			-	Fixed to 0		
set	Power-on reset	0	0	0	0			
After reset	WDT&SP reset		0	0	0			
Afte	CE reset		Re	taine	əd			
						1		

Caution The external input is delayed about 100 ns.

Retained

Note that an interrupt request signal may be issued at the time when the interrupt request issuance edge is switched by the interrupt edge selection flags (IEG0 to IEG4).

As indicated in Table 12-3, for example, if the IEG0 flag is set to 1 (falling edge), the high level is input from the INT0 pin and the IEG0 flag is reset to 0, the edge detector judges that the rising edge is input and an interrupt request is issued.

Clock stop

Changes in IEG0 to IEG4 Flags	Status of INT0 to INT4 Pins	Issuance of Interrupt Request	Status of Interrupt Request Flag
$1 \rightarrow 0$	Low level	Not issued	Retains previous status
(Falling) (Rising)	High level	Issued	Set to 1
$0 \rightarrow 1$	Low level	Issued	Set to 1
(Rising) (Falling)	High level	Not issued	Retains previous status

Table 12-3. Issuance of Interrupt Request by Changing IEG Flag

12.9.3 Interrupt control block

The signal levels that are input to the INT0 to INT4 pins can be detected by using the INT0 to INT4 flags. Because these flags are reset independently of interrupts, when the interrupt function is not used the INT0 to INT2 pins can be used as a 3-bit input port, and P1A2/INT3 and P1A3/INT4 pins can be used as a 2-bit generalpurpose input port.

If the interrupts are not enabled, these ports can be used as general-purpose port pins whose rising or falling edge can be detected by reading the corresponding interrupt request flags.

At this time, however, the interrupt request flags are not automatically reset and must be reset by the program. For further information, also refer to **12.2.1 Configuration and function of interrupt request flag (IRQ**×××).

12.10 Internal Interrupts

The following six internal interrupts are available.

- Timer 0
- Timer 1
- Timer 2
- Timer 3
- Serial interface 0
- Serial interface 1

12.10.1 Timer 0, timer 1, timer 2, and timer 3 interrupts

Interrupt requests are issued at fixed intervals. For details, refer to **13. TIMER**.

12.10.2 Serial interface 0 and serial interface 1 interrupts

Interrupt requests can be issued at the end of a serial output or serial input operation. For details, refer to **16. SERIAL INTERFACE**.

13. TIMERS

Timers are used to manage the program execution time.

13.1 Outline of Timers

Figure 13-1 outlines the timers. The following five timers are available.

- Basic timer 0
- Timer 0
- Timer 1
- Timer 2
- Timer 3

Basic timer 0 detects the status of a flip-flop that is set at fixed time intervals in software.

Timers 0 to 3 are modulo timers and can use interrupts.

Basic timer 0 can also be used to detect a power failure. Timer 3 is multiplexed with the D/A converter. The clock of each timer is created by dividing the system clock (4.5 MHz).



(1) Basic timer 0





Figure 13-1. Outline of Timers (2/2)



13.2 Basic Timer 0

13.2.1 Outline of basic timer 0

Figure 13-2 outlines basic timer 0.

Basic timer 0 is used as a timer by detecting in software the BTM0CY flag that is set at fixed intervals (100, 50, 20, or 10 ms).


If the BTM0CY flag is read first after power-on reset, 0 is always read. After that, the flag is set to 1 at fixed intervals.

If the CE pin goes high, CE reset is effected in synchronization with the timing at which the BTM0CY flag is set next.

Therefore, a power failure can be detected by reading the content of the BTM0CY flag after system reset (power-on reset or CE reset).

For details of power failure detection, refer to 21. RESET.





- **Remarks 1.** BTM0CK1 and BTM0CK0 (bits 1 and 0 of basic timer 0 clock selection register: refer to **Figure 13-3**) set the time intervals at which the BTM0CY flag is set.
 - 2. BTM0CY (bit 0 of basic timer 0 carry register: refer to Figure 13-4) detects the status of the flip-flop.

Aft

CE reset

Clock stop

13.2.2 Clock selection block

The clock selection block divides the system clock (4.5 MHz) and sets the time interval at which the BTM0CY flag is to be set, by using the BTM0CK0 and BTM0CK1 flags.

Figure 13-3 shows the configuration of the basic timer 0 clock selection register.

Retained

Retained

Figure 13-3. Configuration of Basic Timer 0 Clock Selection Register

Name	FI	ag s	ymb	ol	Address	Read/write	
	bз	b2	b1	bo			
Basic timer 0 clock selection	0	0	В	В	18H	R/W	
		1	т	т			
			М	м			
		1 1 1	0	0			
		1	С	С			
		- - -	к	к			
			1	0			
						Sets time interv	al at which BTM0CY flag is set
			0	0	10 Hz (100 ms	3)	
			0	1	20 Hz (50 ms)		
			1	0	50 Hz (20 ms)		
			1	1	100 Hz (10 ms	;)	
					Fixed to 0		
Power-on reset	0	0	0	0			
WDT&SP reset			0	0			

13.2.3 Flip-flop and BTM0CY flag

The flip-flop is set at fixed intervals and its status is detected by the BTM0CY flag of the basic timer 0 carry register.

When the BTM0CY flag is read, it is reset to 0 (Read & Reset).

The BTM0CY flag is 0 after power-on reset, and is 1 at CE reset and on execution of the clock stop instruction. Therefore, this flag can be used to detect a power failure.

The BTM0CY flag is not set after power application until an instruction that reads it is executed. Once the read instruction has been executed, the flag is set at fixed intervals.

Figure 13-4 shows the configuration of the basic timer 0 carry register.

Figure 13-4. Configuration of Basic Timer 0 Carry Register

Name	FI	lag s	ymb	ol	Address	Read/write	
	bз	b ₂	b1	bo			
Basic timer 0 carry	0	0	0	В	17H	R & Reset	
			1	т			
			1	м			
			 	0			
		1	1	С			
		-	1	Y			
				-		Dete	ects status of flip-flop
				0	Flip-flop is not	set	
				1	Flip-flop is set		
					Fixed to 0		

reset	Power-on reset	C)	0)	0	1	0
	WDT&SP reset							R
After	CE reset		1		1		1	1
Clo	ock stop		,				1	R

R: Retained

13.2.4 Example of using basic timer 0

An example of a program using basic timer 0 is shown below. This program executes processing A every 1 second.

Example

	CLR2 MOV	BTM0CK1, BTM0CK0 M1, #0	; Sets BTM0CY flag setting pulse to 10 Hz (100 ms)
LOOI	P:		
	SKT1 BR	BTM0CY NEXT	; Branches to NEXT if BTM0CY flag is 0
	ADD	M1, #1	; Adds 1 to M1
	SKE	M1, #0AH	; Executes processing A if M1 is 10 (1 second has elapsed)
	BR	NEXT	
	MOV	M1, #0	
	Proc	essing A	
NEX	Г:		
	Proc	essing B	; Executes processing B and branches to LOOP
	BR	LOOP	

13.2.5 Errors of basic timer 0

Errors of basic timer 0 include an error due to the detection time of the BTM0CY flag, and an error that occurs when the time interval at which the BTM0CY flag is to be set is changed. The following paragraphs (1) and (2) describe each error.

(1) Error due to detection time of BTM0CY flag

The time to detect the BTM0CY flag must be shorter than the time at which the BTM0CY flag is set (refer to **13.2.6 Notes on using basic timer 0**).


Where the time interval at which the BTM0CY flag is detected is tCHECK and the time interval at which the flag is set is tSET (100, 50, 20, or 10 ms), tCHECK and tSET must relate as follows.

tснеск < tsет

At this time, the error of the timer when the BTM0CY flag is detected is shown in Figure 13-5.

0 < Error < tSET

Figure 13-5. Error of Basic Timer 0 Due to Detection Time of BTM0CY Flag



As shown in Figure 13-5, the timer is updated because the BTM0CY flag is 1 when it is detected in step <2>.

When the flag is detected next in step <3>, it is 0. Therefore, the timer is not updated until the flag is detected again in <4>.

This means that the timer is extended by the time of tCHECK3.

(2) Error when time interval to set BTM0CY flag is changed

The BTM0CK1 and BTM0CK0 flags set the time of the BTM0CY flag.

As described in **13.2.2**, four types of timer time-setting pulses can be selected: 10 Hz, 20 Hz, 50 Hz, and 100 Hz.

At this time, these four pulses operate independently. If the timer time-setting pulse is changed by using the BTM0CK1 and BTM0CK0 flags, an error occurs as described in the example below.

Example



At this time, the BTM0CY flag setting pulse is changed as shown in Figure 13-6.




Figure 13-6. Changing BTM0CY Flag Setting Pulse

As shown in Figure 13-6, if the BTM0CY flag setting time is changed and the new pulse falls, the BTM0CY flag retains the previous status (<2> in the figure). If the new pulse rises, however, the BTM0CY flag is set to 1 (<3> in the figure).

Although changing the pulse setting between 10 Hz (100 ms) and 50 Hz (20 ms) is described in this example, the same applies to changing the pulse in respect to 20 Hz (50 ms) and 100 Hz (10 ms).

Therefore, as shown in Figure 13-7, the error of the time until the BTM0CY flag is first set after the BTM0CY flag setting time has been changed is as follows.

-tset < Error < tcheck

tset: New setting time of BTM0CY flag

tCHECK: Time to detect BTM0CY flag

Phase differences are provided among the internal pules of 10, 20, 50, and 100 Hz. Because these phase differences are shorter than the newly set pulse time, they are included in the above error.




Figure 13-7. Timer Error When BTM0CY Flag Setting Time Is Changed from A to B


An error of -tsET occurs if BTM0CY flag is detected immediately after the timer time has been changed because the flag then becomes 1.

An error of tCHECK occurs if the timer time is changed immediately after BTMOCY flag has been detected because the flag is then reset once.

13.2.6 Cautions on using basic timer 0

(1) BTM0CY flag detection time interval

Keep the time to detect the BTM0CY flag shorter than the time at which the BTM0CY flag is set. This is because, if the time of processing B is longer than the time interval at which the BTM0CY flag is set as shown in Figure 13-8, setting of the BTM0CY flag is overlooked.





(2) Timer updating processing time and BTM0CY flag detection time interval

As described in (1) above, time interval tset at which the BTM0CY flag is detected must be shorter than the time for which to set the BTM0CY flag.

At this time, even if the time interval at which the BTM0CY flag is detected is short, if the updating processing time of the timer is long the processing of the timer may not be executed normally after CE reset.

Therefore, the following condition must be satisfied.

tcheck + ttimer < tset


tcheck: Time to detect BTM0CY flag tTIMER: Timer updating processing time tset: Time to set BTM0CY flag

An example is given below.

START: BTM0CK1, BTM0CK0 ; Sets BTM0CY flag setting pulse to 10 Hz (100 ms) CLR2 BTIMER: ; <1> BTM0CY SKT1 ; Updates timer if BTM0CY flag is 1 BR AAA Timer updating BTIMER BR AAA: Processing A BR **BTIMER**

Example Example of timer updating processing and BTM0CY flag detection time interval

The timing chart of the above program is shown below.



(3) Compensating basic timer 0 carry after CE reset

Next, an example of compensating the timer after CE reset is described below.

As shown in the example below, the timer must be compensated after CE reset "if the BTM0CY flag is used for power failure detection and if the BTM0CY flag is used for a watch timer".

The BTM0CY flag is reset first on power application (power-on reset), and is disabled from being set until it is read once by the PEEK instruction.

If the CE pin goes high, CE reset is effected in synchronization with the rising edge of the BTM0CY flag setting pulse. At this time, the BTM0CY flag is set and the timer is started.

By detecting the status of the BTM0CY flag after system reset (power-on reset or CE reset), therefore, it can be identified whether a power-on reset or CE reset has been effected (power failure detection).

That is, power-on reset has been effected if the flag is 0, and CE reset has been effected if it is 1. At this time, the watch timer must continue operating even if CE reset has been effected.

However, because the BTM0CY flag is reset to 0 when it is read to detect a power failure, the set status (1) of the BTM0CY flag is overlooked once. If the delay function of CE reset is used, the value set to the CE reset timer carry counter (control register address 06H) is overlooked.

Consequently, the watch timer must be updated if CE reset is identified by means of power failure detection.

For details of power failure detection, refer to 21. RESET.

Example Example of compensating timer after CE reset (to detect power failure and update watch timer using BTM0CY flag)

START:	; Program address 0000H
Processing A	
; <1> SKT1 BTM0CY BR INITIAL BACKUP: ; <2>	; Embedded macro ; Tests BTM0CY flag ; if 0, branches to INITIAL (power failure detection)
100-ms watch updating	; Compensates watch timer because of backup (CE reset) ; Initial value 1 is stored as CE reset timer carry ; counter value
LOOP: ; <3>	
Processing B	: While performing processing B,
SKF1 BTM0CY BR BACKUP BR LOOP INITIAL:	; tests BTM0CY flag and updates watch timer
CLR2 BTM0CK1, BTM	0CK0 ; Embedded macro ; Because power failure (power-on reset) occurs, ; sets setting time of BTM0CY flag to 100 ms, and ; executes processing C
Processing C	
BR LOOP	

Figure 13-9 shows the timing chart of the above program.




Figure 13-9. Timing Chart

As shown in Figure 13-9, the program is started from address 0000H because the internal 10 Hz pulse rises when supply voltage V_{DD} is first applied.

When the BTM0CY flag is detected at point A, it is judged that the BTM0CY flag is reset (to 0) and that a power failure (power-on reset) has occurred because the power has just been applied.

Therefore, processing C is executed, and the BTM0CY flag setting pulse is set to 100 ms.

Because the content of the BTM0CY flag is read once at point A, the BTM0CY flag will be set to 1 every 100 ms.

Next, even if the CE pin goes low at point B and high at point C, the program counts up the watch timer while executing processing B, unless the clock stop instruction is executed.

At point C, because the CE pin goes high, CE reset is effected at point D at which the BTM0CY flag setting pulse rises next time, and the program is started from address 0000H.

When the BTM0CY flag is detected at point E at this time, it is set to 1. Therefore, this is judged to be a backup (CE reset).

As is evident from the above figure, unless the watch is updated by 100 ms at point E, the watch is delayed by 100 ms each time CE reset is effected.

If processing A takes longer than 100 ms when a power failure is detected at point E, the setting of the BTM0CY flag is overlooked two times. Therefore, processing A must be completed within 100 ms.

The above description also applies when the BTM0CY flag setting pulse is set to 50, 20, or 10 ms.

Therefore, the BTM0CY flag must be detected for power failure detection within the BTM0CY flag setting time after the program has been started from address 0000H.

(4) If BTM0CY flag is detected at the same time as CE reset

As described in (3) above, CE reset is effected as soon as the BTM0CY flag is set to 1. If the instruction that reads the BTM0CY flag happens to be executed at the same time as CE reset at this time, the BTM0CY flag reading instruction takes precedence.

Therefore, if the next setting the BTM0CY flag (rising of BTM0CY flag setting pulse) after the CE pin has gone high matches execution of the BTM0CY flag reading instruction, CE reset is effected at "the next timing at which the BTM0CY flag is set".

This operation is illustrated in Figure 13-10.




Figure 13-10. Operation When CE Reset Matches BTM0CY Flag Reading Instruction

Consequently, if the BTM0CY flag detection time interval matches the BTM0CY flag setting time in a program that cyclically detects the BTM0CY flag, CE reset is never effected.

Therefore, the following point must be noted.

Because one instruction cycle is 1.78 μ s (1/562.5 kHz), a program that detects the BTM0CY flag once, say, every 1125 instructions, reads the BTM0CY flag every 1.78 μ s × 1125 = 2 ms.

Because the timer time setting pulse is 100 ms at this time, if setting and detection of the BTM0CY flag match once, CE reset is never effected.

Therefore, do not create a cyclic program that satisfies the following condition.

 $\frac{t_{\text{SET}} \times 1125}{X} = n \text{ (n: Natural number)}$

tSET: BTM0CY flag setting time

X: Cycle X step of instruction that reads BTM0CY flag

An example of a program that satisfies the above condition is shown below. Do not create such a program.

Example

	Proc	essing A	
LOOP:	CLR2	BTM0CK1, BTM0CK0	; Embedded macro ; Sets BTM0CY flag setting pulse to 100 ms
	<1>		
,	SKT1 BR	BTM0CY BBB	; Embedded macro
AAA:			
	112	21 steps	
BBB:	BR	LOOP	
	112	21 steps	
	BR	LOOP	

Because the BTM0CY flag reading instruction in <1> is repeatedly executed every 1125 instructions in this example, CE reset is not effected if the BTM0CY flag happens to be set at the timing of instruction in <1>.


13.3 Timer 0


13.3.1 Outline of timer 0

Figure 13-11 shows the outline of timer 0.

Timer 0 is used as timer (modulo mode) by comparing the count value with the previously set value after the basic clock (100 kHz, 10 kHz, 2 kHz, and 1 kHz) has counted by the 8-bit counter.

The pulse width of the signal input from the TM0G pin can be measured (external gate counter).





- **Remarks 1.** TM0CK1 and TM0CK0 (bits 1 and 0 of timer 0 counter clock selection register: refer to **Figure 13-13**) set a basic clock frequency.
 - 2. TMOMD (bit 0 of timer 0 mode selection register: refer to Figure 13-14) selects the modulo counter and gate counter.
 - **3.** TM0GOEG (bit 1 of timer 0 mode selection register: refer to **Figure 13-14**) sets the open edge of an external gate.
 - 4. TM0GCEG (bit 2 of timer 0 mode selection register: refer to Figure 13-14) sets the close edge of an external gate.
 - 5. TMOOVF (bit 3 of timer 0 mode selection register: refer to Figure 13-14) detects an overflow of timer 0 counter.
 - 6. TMORES (bit 2 of timer 0 counter clock selection register: refer to Figure 13-13) resets the timer 0 counter.

13.3.2 Clock selection, start/stop control, and gate control blocks

Figure 13-12 shows the configuration of these blocks.

The clock selection block selects a basic clock to operate the timer 0 counter.

Four types of basic clocks can be selected by using the TM0CK1 and TM0CK0 flags.

Figure 13-13 shows the configuration and function of each flag.


The start/stop block controls the TM0MD flag and open/close signal from the gate control block, and starts or stops the basic clock to be input to timer 0 counter by the TM0EN flag.

The gate control block sets the opening or closing conditions of the gate.

It sets whether the gate is opened or closed by a rising or falling of the input signal, by using the TM0GOEG and TM0GCEG flags. This block also issues an interrupt request when the closing condition of the gate is detected.

Figure 13-14 shows the configuration and function of each flag.

Figure 13-12. Configuration of Clock Selection, Start/Stop Control, and Gate Control Blocks



Name	F	ag s	ymb	ol	Address	Read/write	
	bз	b2	b1	bo			
Timer 0 counter	т	т	т	Т	2BH	R/W	
clock selection	м	м	М	м			
	0	0	0	0			
	Е	R	С	c			
	Ν	Е	к	к			
		s	1	0			
				-		Sets basi	ic clock of timer 0 counter
			0	0	100 kHz (10 <i>µ</i> s	5)	
			0	1	10 kHz (100 <i>μ</i> s	5)	
			1	0	2 kHz (500 <i>µ</i> s)		
			1	1	1 kHz (1 ms)		
				•		Res	sets timer 0 counter
		0			Does not chan	ge	
		1	 		Resets counte	r	
				-		Sta	arts or stops timer 0
	0				Stops		
	1	 			Starts		

Figure 13-13. Configuration of Timer 0 Counter Clock Selection Register

set	Power-on reset	0	0	0	0
After reset	WDT&SP reset	0	0	0	0
Afte	CE reset	Re	taine	əd	
Clo	ock stop	0	0	0	0

Caution When the TM0RES flag is read, 0 is always read.

13.3.3 Count block

The count block counts the basic clock with an 8-bit timer 0 counter, reads the count value, and issues an interrupt request if the value of the timer 0 modulo register matches its value.

The timer 0 counter can be reset by the TM0RES flag.

The TM0OVF flag can detect an overflow of the counter. When an overflow occurs, an interrupt request can be issued.

The value of the timer 0 counter can be read via data buffer.


The value of the timer 0 modulo register can be written or read via data buffer.

Figure 13-14 shows the configuration of the timer 0 mode selection register.

Figure 13-15 shows the configuration of the timer 0 counter.

Figure 13-16 shows the configuration of the timer 0 modulo register.

Figure 13-14. Configuration of Timer 0 Mode Selection Register



reset	Power-on reset	0	0	0	0
er re	WDT&SP reset	0	0	0	0
After	CE reset	Re	taine	əd	
Clo	ock stop	0	0	0	0

	Data	buffer	
DBF3	DBF2	DBF1 DBF0	
Don't care	Don't care	Transfer data	▶
		8 bits	GET PUT must not be executed
	Name	Timer 0 counter	
	Symbol	TM0C	
	Address	1BH	
	Bit	b7 b6 b5 b4 b3 b2 b1 l	00
	Data	Valid data	-
			Reads count value of timer 0
		0	Modulo mode
			 Reset if count value of timer 0 matches value of modulo counter. External gate mode
		0FFH	Resets counting to 00H if overflow occurs
Free Power-on	reset	0 0 0 0 0 0 0	_

Figure 13-15. Configuration of Timer 0 Counter

reset	Power-on reset	0	0	0	0	0	0	0	0
er res	WDT&SP reset	0	0	0	0	0	0	0	0
After	CE reset	Re	taine	əd					
Clo	ock stop	0	0	0	0	0	0	0	0

	Data	buffer		
DBF3	DBF2	DBF1	DBF0	
Don't care	Don't care	Transf	er data	
		81	oits	GET PUT
	Name	Timer 0 modul	o register	
	Symbol	тмом		
	Address	1AH		
	Bit	b7 b6 b5 b4	b3 b2 b1 b0	
	Data		data	
		L		Sets modulo data of timer 0
		()	Modulo mode
				Issues interrupt request when value of modulo counter matches count value of timer 0.External gate mode Does not issue interrupt request when value of modulo
		0F	FH	counter matches count value of timer 0.
				1

Figure 13-16. Configuration of Timer 0 Modulo Register

reset	Power-on reset	1	1	1	1	1	1	1	1
	WDT&SP reset	1	1	1	1	1	1	1	1
After	CE reset	Re	tain	ed					
Clo	ock stop	1	1	1	1	1	1	1	1

13.3.4 Example of using timer 0

(1) Modulo counter mode

The modulo counter mode is used for time management by generating timer 0 interrupt at fixed intervals. An example of a program is shown below.

This program executes processing B every 500 μ s.

TMODATA	DAT	0032H	; MODULO DATA = 50
START:	BR ; Interrupt NOP NOP NOP BR NOP NOP NOP NOP NOP	INITIAL vector address INT_TM0	; Reset address ; SIO1 ; SIO0 ; TM3 ; TM2 ; TM1 ; TM0 ; INT4 ; INT3 ; INT2 ; INT1 ; INT0 ; Down edge of CE
INITIAL:	INITFLG ; CLR1 MOV MOV PUT SET1 EI SET1		
LOOP:	Process	ing A	
INT_TM0:	Process EI RETI	ing B	; Timer 0 interrupt service ; Return

(2) Gate counter mode

The gate counter mode is used to count the width of a pulse input to the TM0G pin. An example of a program is shown below.

In this program example, the width of the pulse input to the TM0G pin is counted from the falling edge to the falling edge.

If the pulse width is 800 to 1200 μ s, processing C is executed; otherwise, processing B is executed. If the pulse width is 2560 μ s or more, processing D is executed.

TM0800 TM01200	DAT DAT	0050H 0078H	; Count data = 80 ; Count data = 120
START:	NOP NOP NOP NOP NOP	INITIAL vector address	; Reset address ; SIO1 ; SIO0 ; TM3 ; TM2 ; TM1
	BR NOP NOP NOP NOP NOP	INT_TM0	; TM0 ; INT4 ; INT3 ; INT2 ; INT1 ; INT0 ; Down edge of CE
INITIAL:	INITFLG ; INITFLG ; SET1 SET1 EI	(Stop) , (Rese TM0GCEG , TM0	ES, NOT TM0CK1, NOT TM0CK0 t), (Basic clock = 10 μs) GOEG , TM0MD ng open), (Gate counter) ; START ; Enables timer 0 interrupt
LOOP:	Process	ing A	
	BR	LOOP	
INT_TM0:	PUT GET INITFLG SKT1 BR	DBFSTK, DBF DBF, TM0C TM0EN, TM0RES TM0OVF AAA	; Saves data buffer ; Detects overflow status (2560 μ s or more?)
	Process	ing D	
	BR	EI_RETI	
AAA:	SUB SUBC SKF1 BR SUB	DBF0, #TM0800 AND DBF1, #TM0800 SHF CY BBB DBF0, #TM01200 AN	84 AND 0FH ; 800 μs or more?

	SUBC SKT1 BR	DBF1, #TM01200 SH CY BBB	R4 AND 0FH ; 1200 μ s or more?
	Processi	ng C	
	BR	EI_RETI	
BBB:			
	Processi	ng B	
EI_RETI:	GET EI RETI	DBF, DBFSTK	; Restores data buffer ; Return

END

13.3.5 Error of timer 0

Timer 0 has an error of up to 1 basic clock in the following cases.

(1) On starting/stopping counter

The counter is started or stopped by ANDing the open/close condition of the gate and TM0EN flag setting condition.

Therefore, an error of 0 to +1 clocks occurs when the gate is opened or the TM0EN flag is set, and an error of -1 to 0 clocks occurs when the gate is closed or the flag is reset. In all, an error of ± 1 count occurs.

(2) On resetting counter operation

An error of 0 to +1 clocks occurs when the counter is reset.

(3) On selecting basic clock during counter operation

An error of 0 to +1 clocks of the newly selected clock occurs.

13.3.6 Cautions on using timer 0

Timer 0 interrupt may occur simultaneously with the other timer interrupts and CE reset. If it is necessary to update the timer after CE reset, do not use timer 0, use basic timer 0 instead.


13.4 Timer 1

13.4.1 Outline of timer 1

Figure 13-17 outlines timer 1.

Timer 1 counts the basic clock (100, 10, 2, or 1 kHz) with an 8-bit counter, and compares the count value with a preset value.





- Remarks 1. TM1CK1 and TM1CK0 (bits 1 and 0 of timer 1 counter clock selection register: refer to Figure 13-18) set the basic clock frequency.
 - 2. TM1EN (bit 3 of timer 1 counter clock selection register: refer to Figure 13-18) starts or stops timer 1.
 - 3. TM1RES (bit 2 of timer 1 counter clock selection register: refer to Figure 13-18) resets the timer 1 counter.

13.4.2 Clock selection and start/stop control blocks

The clock selection block selects a basic clock to operate the timer 1 counter. Four types of basic clocks can be selected by using the TM1CK1 and TM1CK0 flags. The start/stop block starts or stops the basic clock input to timer 1 by using the TM1EN flag. Figure 13-18 shows the configuration and function of each flag.

13.4.3 Count block

The count block counts the basic clock with the timer 1 counter, reads the count value, and issues an interrupt request when its count value matches the value of the timer 1 modulo register.

The timer 1 counter can be reset by the TM1RES flag.

The timer 1 counter is automatically reset when its value matches the value of the timer 1 modulo register. The value of the timer 1 counter can be read via data buffer.

Data can be written to the value of the timer 1 modulo register via data buffer.

Figure 13-18 shows the configuration of the timer 1 counter clock selection register.

Figure 13-19 shows the configuration of the timer 1 counter.

Figure 13-20 shows the configuration of the timer 1 modulo register.

Figure 13-18. Configuration of Timer 1 Counter Clock Selection Register

Name	FI	ag s	yml	ool	Address	Read/write			
	bз	b2	b1	bo					
Timer 1 counter clock selection	Т	Т	т	Т	2AH	R/W			
	м	м	м	м					
	1	1	1	1					
	Е	R	c	c					
	Ν	Е	ĸ	ĸ					
		s	1	0					
				-		Sets bas	ic clock of timer 1 counter		
			0	0	100 kHz (10 μ	s)			
			0	1	10 kHz (100 μ	s)			
			1	0	2 kHz (500 μs)				
			1	1	1 kHz (1 ms)				
					-				
						Resets time	er 1 counter (valid on writing)		
		0			Does not chan	ge			
		1	-		Resets counter				
				Sta	arts or stops timer 1				
		Stops							
	1			Starts					
		-							

set	Power-on reset	0	0	0	0
er reset	WDT&SP reset	0	0	0	0
After	CE reset	Re	taine	əd	
Clo	ock stop	0	0	0	0

Caution When the TM1RES flag is read, 0 is always read.

				1
	Data	buffer		
DBF3	DBF2	DBF1	DBF0	
Don't care	Don't care	Transf	er data	
		81	pits	GET PUT must not be executed
	Name	Timer 1 counte	er	
	Symbol	TM1C		
	Address	1DH		
	Bit	b7 b6 b5 b4	b3 b2 b1 b0	
	Data	Valid	data	
				Reads count value of timer 1
		()	
		3	ĸ	Count value
		0F	FH	
				.
ਜ਼ੂ Power-on	reset	0 0 0 0	0 0 0 0	

Figure 13-19. Configuration of Timer 1 Counter

reset	Power-on reset	0	0	0	0	0	0	0	0
	WDT&SP reset	0	0	0	0	0	0	0	0
After	CE reset	Re	taine	ed					
Clo	ock stop	0	0	0	0	0	0	0	0

	Data	buffer		
DBF3	DBF2	DBF1	DBF0	
Don't care	Don't care	Transf	fer data	- -
		81	bits	GET PUT
	Name	Timer 1 modu	lo register	
	Symbol	TM1M		
	Address	1CH]
	Bit	b7 b6 b5 b4	b3 b2 b1 b0	
	Data	1 1 1	d data	
				Sets modulo data of timer 1
			0	Setting prohibited
			1	
				1
		;	x	Modulo counter value
		 		1
		0F	FH]
				1
ਜ਼ੂ Power-on	reset	1 1 1 1	1 1 1 1	

Figure 13-20. Configuration of Timer 1 Modulo Register

After reset	Power-on reset	1	1	1	1	1	1	1	1
	WDT&SP reset	1	1	1	1	1	1	1	1
	CE reset	Retained							
Clock stop		1	1	1	1	1	1	1	1

13.4.4 Example of using timer 1

(1) Modulo timer

The modulo timer is used for time management by generating timer 1 interrupt at fixed intervals. An example of a program is shown below.

This program executes processing B every 500 μ s.

TM1DATA	DAT	0032H	; Count data = 50			
START:	BR ; Interrupt v NOP NOP NOP BR NOP NOP NOP NOP NOP NOP NOP NOP	INITIAL vector address INT_TM1	; Reset address ; SIO1 ; SIO0 ; TM3 ; TM2 ; TM1 ; TM0 ; INT4 ; INT3 ; INT2 ; INT1 ; INT0 ; Down edge of CE			
INITIAL:	INITFLG ; MOV MOV PUT SET1 SET1 EI		S, NOT TM1CK1, NOT TM1CK0), (Basic clock = 10 μs) R4 AND 0FH ; START ; Enables timer 1 interrupt			
LOOP:	Processing A BR LOOP					
INT_TM1:	PUT Processi GET EI RETI	DBFSTK, DBF ng B DBF, DBFSTK	; Saves data buffer ; Return			

END

13.4.5 Error of timer 1

Timer 1 has an error of up to 1 basic clock in the following cases.

(1) On starting/stopping counter

The counter is started or stopped by setting the TM1EN flag. Therefore, an error of 0 to +1 clocks occurs when the TM1EN flag is set, and an error of -1 to 0 clocks occurs when the flag is reset. In all, an error of ± 1 count occurs.

In all, an error of ±1 count occurs

(2) On resetting counter operation

An error of 0 to +1 clocks occurs when the counter is reset.

(3) On selecting basic clock during counter operation

An error of 0 to +1 clocks of the newly selected clock occurs.

13.4.6 Cautions on using timer 1

Timer 1 interrupt may occur simultaneously with the other timer interrupts and CE reset. If it is necessary to update the timer after CE reset, do not use timer 1, use basic timer 0 instead.


13.5 Timer 2

13.5.1 Outline of timer 2

Figure 13-21 outlines timer 2.

Timer 2 counts the basic clock (100, 10, 2, or 1 kHz) with an 8-bit counter, and compares the count value with a value set in advance.

Figure 13-21. Outline of Timer 2



- **Remarks 1.** TM2CK1 and TM2CK0 (bits 1 and 0 of timer 2 counter clock selection register: refer to **Figure 13-22**) set the basic clock frequency.
 - 2. TM2EN (bit 3 of timer 2 counter clock selection register: refer to Figure 13-22) starts or stops timer 2.
 - 3. TM2RES (bit 2 of timer 2 counter clock selection register: refer to Figure 13-22) resets the timer 2 counter.

13.5.2 Clock selection and start/stop control blocks

The clock selection block selects a basic clock to operate the timer 2 counter. Four types of basic clocks can be selected by using the TM2CK1 and TM2CK0 flags. The start/stop block starts or stops the basic clock input to timer 2 by using the TM2EN flag. Figure 13-22 shows the configuration and function of each flag.

13.5.3 Count block

The count block counts the basic clock with the timer 2 counter, reads the count value, and issues an interrupt request when its count value matches the value of the timer 2 modulo register.

The timer 2 counter can be reset by the TM2RES flag.

The timer 2 counter is automatically reset when its value matches the value of the timer 2 modulo register.

The value of the timer 2 counter can be read via data buffer.

Data can be written to the value of the timer 2 modulo register via data buffer.

Figure 13-22 shows the configuration of timer 2 counter clock selection register.

Figure 13-23 shows the configuration of the timer 2 counter.

Figure 13-24 shows the configuration of the timer 2 modulo register.

Name	FI	ag s	ymb	ol	Address	Read/write	
	b₃	b2	b1	bo			
Timer 2 counter clock selection	т	т	т	т	29H	R/W	
	м	М	М	М			
	2	2	2	2			
	Е	R	с	С			
	N	Е	к	ĸ			
		s	1	0			
						Sets basi	ic clock of timer 2 counter
			0	0	100 kHz (10 μ s	6)	
			0	1	10 kHz (100 μs	6)	
			1	0	2 kHz (500 μ s)		
			1	1	1 kHz (1 ms)		
						Resets time	er 2 counter (valid on writing)
		0	1		Does not chan	ge	
		1	, 		Resets counte	r	
				-		Sta	arts or stops timer 2
	0				Stops		
	1				Starts		
		-					
+ Power-on reset	0	0	0	0			

Figure 13-22. Configuration of Timer 2 Counter Clock Selection Register

reset	Power-on reset	0	0	0	0
er re:	WDT&SP reset	0	0	0	0
After	CE reset	Re	taine	əd	
Clo	ock stop	0	0	0	0

Caution When the TM2RES flag is read, 0 is always read.

		Data	buffer		
	DBF3	DBF2	DBF1	DBF0	
C	Oon't care	Don't care	Transf	er data	
			81	bits	GET PUT must not be executed
		Name	Timer 2 count	er	
		Symbol	TM2C		
		Address	1FH		
		Bit	b7 b6 b5 b4	b3 b2 b1 b0	
		Data	Valic	I data	
					Reads count value of timer 2
				0	
				x	Count value
			OF	FH	
set	Power-on	reset	0 0 0 0	0 0 0 0	
After reset	WDT&SP	reset	0 0 0 0	0 0 0 0	
Aft	CE reset		Retained		

0 0 0 0 0 0 0 0

Figure 13-23. Configuration of Timer 2 Counter

Clock stop

	Data	buffer		
DBF3	DBF2	DBF1	DBF0	-
Don't care	Don't care	Transl	fer data	
		8	bits	GET PUT
	Name	Timer 2 modu	lo register	
	Symbol	TM2M		
	Address	1EH		
	Bit	b7 b6 b5 b4	b3 b2 b1 b0	
	Data		data	
				Sets modulo data of timer 2
			0	Setting prohibited
			1	
			x	Modulo counter value
		OF	FH	

Figure 13-24. Configuration of Timer 2 Modulo Register

reset	Power-on reset	1	1	1	1	1	1	1	1
	WDT&SP reset	1	1	1	1	1	1	1	1
After	CE reset	Re	taine	əd					
Clo	ock stop	1	1	1	1	1	1	1	1

13.5.4 Example of using timer 2

(1) Modulo timer

The modulo timer is used for time management by generating a timer 2 interrupt at fixed intervals. An example of a program is shown below.

This program executes processing B every 500 μ s.

TM2DATA	DAT	0032H	; Count data = 50
START:	BR ; Interrupt NOP NOP BR NOP NOP NOP NOP NOP NOP NOP NOP	INITIAL vector address INT_TM2	; Reset address ; SIO1 ; SIO0 ; TM3 ; TM2 ; TM1 ; TM0 ; INT4 ; INT3 ; INT2 ; INT1 ; INT0 ; Down edge of CE
INITIAL:	INITFLG ; MOV MOV PUT SET1 SET1 EI		S, NOT TM2CK1, NOT TM2CK0 t), (Basic clock = 10 μs) HR4 AND 0FH ; START ; Enables timer 2 interrupt
LOOP:	Processi	ing A	
INT_TM2:	PUT INITFLG Processi GET EI	DBFSTK, DBF TM2EN, TM2RES	
	RETI		; Return

END

13.5.5 Error of timer 2

Timer 2 has an error of up to 1 basic clock in the following cases.

(1) On starting/stopping counter

The counter is started or stopped by setting the TM2EN flag. Therefore, an error of 0 to +1 clocks occurs when the TM2EN flag is set, and an error of -1 to 0 clocks occurs when the flag is reset.

In all, an error of ± 1 count occurs.

(2) On resetting counter operation

An error of 0 to +1 clocks occurs when the counter is reset.

(3) On selecting basic clock during counter operation

An error of 0 to +1 clocks of the newly selected clock occurs.

13.5.6 Cautions on using timer 2

Timer 2 interrupt may occur simultaneously with the other timer interrupts and CE reset. If it is necessary to update the timer after CE reset, do not use timer 2, use basic timer 0 instead.

13.6 Timer 3

13.6.1 Outline of timer 3

Figure 13-25 outlines timer 3.

Timer 3 counts the basic clock (1.125 MHz or 112.5 kHz selectable) with an 8-bit counter^{Note}, and compares the count value with a value set in advance.

Because timer 3 is multiplexed with a D/A converter, all the three D/A converter pins are automatically set in the general-purpose port mode when timer 3 is used.

Note A 9-bit or 8-bit counter can be selected for the D/A converter, but the 8-bit counter is automatically selected when the timer function is selected.




Figure 13-25. Outline of Timer 3

- **Remarks 1.** PWMCK (bit 0 of PWM clock selection register: refer to **Figure 13-26**) selects the output frequency of timer 3.
 - 2. TM3SEL (bit 3 of timer 3 control register: refer to Figure 13-27) selects timer 3 or D/A converter.
 - TM3EN (bit 1 of timer 3 control register: refer to Figure 13-27) starts or stops counting by timer
 3.
 - TM3RES (bit 0 of timer 3 control register: refer to Figure 13-27) controls resetting of the timer 3 counter.

13.6.2 Clock selection block

The clock of timer 3 is selected by the PWMCK flag of the PWM clock selection register. Figure 13-26 shows the configuration of the flag.




Figure 13-26.	Configuration	of PWM	Clock	Selection Registe	er
---------------	---------------	--------	-------	-------------------	----

reset	Power-on reset	0	0	0	0
er res	WDT&SP reset		0		0
After	CE reset		R		R
Clo	ock stop	,	0		0

R: Retained

13.6.3 Start/stop control block

The start/stop block starts or stops the basic clock to be input to the timer 3 counter by using the TM3EN flag. To control timer 3, timer 3 must be selected by the TM3SEL flag. Figure 13-27 shows the configuration of each flag.

Figure 13-27. Configuration of Timer 3 Control Register

Name	Flag symbol		Address	Read/write			
	bз	b2	bı	bo			
Timer 3 control	т	0	т	т	28H	R/W	1
	м	- - - -	М	М			
	3	-	3	3			
	s		Е	R			
	E	-	Ν	Е			
	L	1	1 1 1	S			
				<u> </u>			1
							Resets counter
				0	Dose not cha	nge	
				1	Resets	-	
						Sta	arts or stops counter
			0	-	Stop		
			1		Starts		
					Fixed to 0		
						Solooto	timer 3 or D/A converter
	0 D/A converter (PWM output)						
		÷			Timer 3		
	1	ļ			Timer 3		

set	Power-on reset	0	0		0	0
er reset	WDT&SP reset	0			0	0
After	CE reset	R	1		Reta	ined
Clo	ock stop	0		1	0	0

R: Retained

13.6.4 Count block

The count block counts the basic clock with timer 3 and issues an interrupt request when the count value of timer 3 matches the value of the timer 3 modulo register.

The timer 3 counter can be reset by the TM3RES flag.

Because PWM data register 2 (PWMR2) and timer 3 modulo register (TM3M) are multiplexed, these registers cannot be used at the same time.

When timer 3 is used, PWM data register 1 (PWMR1) and PWM data register 0 (PWMR0) can be used as 9-bit data latches (refer to **15. D/A CONVERTER (PWM MODE)**).




Figure 13-28. Configuration of Timer 3 Modulo Register

reset	Power-on reset	1	1	1	1	1	1	1	1	1
er res	WDT&SP reset	1	1	1	1	1	1	1	1	1
After	CE reset	Re	tain	ed						
Clo	ock stop	1	1	1	1	1	1	1	1	1

Note This register is multiplexed with the PWM data register.

13.6.5 Example of using timer 3

An example of a program using timer 3 (multiplexed with PWM) is given below. This program executes processing B every 888 μ s.

TM3DATA	DAT	0064H	; Count data = 100
START:	BR ; Interrupt NOP BR NOP NOP NOP NOP NOP NOP NOP NOP	INITIAL vector address INT_TM3	; Reset address ; SIO1 ; SIO0 ; TM3 ; TM2 ; TM1 ; TM0 ; INT4 ; INT3 ; INT2 ; INT1 ; INT0 ; Down edge of CE
INITIAL:	INITFLG ; INITFLG ; INITFLG ; MOV MOV PUT SET1 SET1 SET1 EI	(General-purpose port), NOT PWMBIT, PWM (8BIT), (440	Hz) ⁻ TM3EN, TM3RES Stop) , (Reset)
LOOP:	Process	ing A LOOP	
INT_TM3:	PUT Process GET EI RETI	DBFSTK, DBF	; Saves data buffer ; Return

END

13.6.6 Error of timer 3

Timer 3 has an error of up to 1 basic clock in the following cases.

(1) On starting/stopping counter

The counter is started or stopped by setting the TM3EN flag. Therefore, an error of 0 to +1 clocks occurs when the TM3EN flag is set, and an error of -1 to 0 clocks occurs when the flag is reset.

In all, an error of ± 1 count occurs.

(2) On resetting counter operation

An error of 0 to +1 clocks occurs when the counter is reset.

(3) On selecting basic clock during counter operation

An error of 0 to +1 clocks of the newly selected clock occurs.

13.6.7 Cautions on using timer 3

Timer 3 interrupt may occur simultaneously with the other timer interrupts and CE reset. If it is necessary to update the timer after CE reset, do not use timer 3, use basic timer 0 instead.

When timer 3 is used, the three output port pins multiplexed with the D/A converter pins, P1B2/PWM2 to P1B0/ PWM0, are automatically set to the general-purpose output port mode.

13.6.8 Status after reset

(1) After power-on reset

The P1B2/PWM2 to P1B0/PWM0 pins are set to the general-purpose output port mode. The output value is low level.

The value of each PWM data register (including the timer 3 modulo register) is 1FFH.

(2) After WDT&SP reset

The P1B2/PWM2 to P1B0/PWM0 pins are set to the general-purpose output port mode. The output value is low level.

The value of each PWM data register (including the timer 3 modulo register) is 1FFH.

(3) On execution of clock stop instruction

The P1B2/PWM2 to P1B0/PWM0 pins are set to the general-purpose output port mode. The output value is the previous contents of the output latch. The value of each PWM data register (including the timer 3 modulo register) is 1FFH.

(4) After CE reset

The previous status is retained.

That is, if the D/A converter is being used, the PWM output is retained as is. If timer 3 is being used, counting continues.

While timer 3 is being used, the DI status is set (in which all interrupts are disabled).

(5) In halt status

The previous status is retained.

That is, if the D/A converter is being used, the PWM output is retained as is. If timer 3 is being used, counting continues.

14. A/D CONVERTER

14.1 Outline of A/D Converter

Figure 14-1 outlines the A/D converter.

The A/D converter converts an analog voltage input to the AD5 to AD0 pins into an 8-bit digital signal. Two modes can be selected by using the ADCMD flag: software mode and hardware mode.

In the software mode, a voltage input to a pin is compared with an internal reference voltage, and the result of the comparison is detected by the ADCCMP flag. By judging this result in software and by sequentially selecting reference voltages, the A/D converter can be used as a successive approximation A/D converter.

In the hardware mode, reference voltages are automatically selected, and the input voltage is directly detected as 8-bit digital data.



ADCCH2 flag ADCCH1 flag ADCCH0 flag P1C3/AD5 () P1C2/AD4 () P0D3/AD3 (()) Input selection block P0D2/AD2 (()) P0D1/AD1 () PODO/ADO Compare block ADCCMP flag DBF ADCSTT flag Compare voltage generation block R-string Start/stop control D/A converter block ADCMD flag

- Remarks 1. ADCCH2 to ADCCH0 (bits 2 to 0 of A/D converter channel selection register: refer to Figure 14-3) select pins used for the A/D converter.
 - 2. ADCCMP (bit 0 of A/D converter mode selection register: refer to Figure 14-5) detects the result of comparison.
 - **3.** ADCSTT (bit 1 of A/D converter mode selection register: refer to **Figure 14-5**) detects the operating status.
 - 4. ADCMD (bit 2 of A/D converter mode selection register: refer to Figure 14-5) selects software or hardware mode.

14.2 Input Selection Block

Figure 14-2 shows the configuration of the input selection block.

The input selection block selects a pin to be used by using the ADCCH2 to ADCCH0 flags. Only one pin can be used for the A/D converter. When one of the P0D0/AD0 to P0D3/AD3, P1C2/AD4, and P1C3/AD5 pins is selected, the other five pins are forcibly set in the input port mode.

The P0D0/AD0 to P0D3/AD3 pins can be connected to a pull-down resistor if so specified by the P0DPL0 to P0DPLD3 flags. To use the P0D0/AD0 to P0D3/AD3 pins for the A/D converter, therefore, disconnect their pull-down resistors to correctly detect an external input analog voltage.

Figure 14-3 shows the configuration of the A/D converter channel selection register.




Figure 14-2. Configuration of Input Selection Block

Name	FI	ag s	ymb	ol	Address	Read/write					
	bз	b2	b1	bo							
A/D converter channel selection	0	А	Α	Α	24H	R/W					
		D	D	D							
		С	С	С							
		С	С	С							
		н	н	н							
		2	1	0							
				-	Selects pin used for A/D converter						
		0	0	0	A/D converter	not used (gener	al-purpose input port)				
		0	0	1	P0D0/AD0 pin						
		0	1	0	P0D1/AD1 pin						
		0	1	1	P0D2/AD2 pin						
		1	0	0	P0D3/AD3 pin						
		1	0	1	P1C2/AD4 pin						
		1	1	0	P1C3/AD5 pin						
		1	1	1	Setting prohibited						
				-	Fixed to 0						

Figure 14-3. Configuration of A/D Converter Channel Selection Register

reset	Power-on reset	C)	0	0	0
er re	WDT&SP reset			0	0	0
After	CE reset			Re	etain	ed
Clo	ock stop	,	,	Re	etain	ed

14.3 Compare Voltage Generation and Compare Blocks

Figure 14-4 shows the configuration of the compare voltage generation block and compare block.

The compare voltage generation block switches a tap decoder according to the 8-bit data set to the A/D converter reference voltage setting register and generates 256 different of compare voltages VADCREF.

In other words, this block is an R-string D/A converter.

The supply voltage to this R-string D/A converter is the same as the supply voltage V_{DD} of the device. The compare block compares voltage V_{ADCIN} input from a pin with compare voltage V_{ADCREF}.


Comparison can be made in two modes, software mode and hardware mode, which can be selected by the ADCMD flag.

In the software mode, a compare voltage is set to the A/D converter reference voltage setting register by software, and one set compare voltage is compared with the input voltage, and the result of the comparison is detected by the ADCCMP flag.

In the hardware mode, once comparison has been started, the hardware automatically changes the value of the A/D converter reference voltage setting register. On completion of the comparison, the value of the A/D converter reference voltage setting register is read and is loaded as an 8-bit data.

Figures 14-5 and 14-6 show the configuration of each flag and A/D converter reference voltage setting register.

Figure 14-4. Configuration of Compare Voltage Generation and Compare Blocks



Name	FI	ag s	symb	ool	Address	Read/write					
	bз	b ₂	b1	bo	-						
A/D converter mode selection	0	A	А	А	25H R/W						
		D	D	D							
		с	с	С							
		м	s	с							
		D	т	м							
		1	т	Р							
							1				
						Detects result of	of comparison by A/D converter				
				0	VADCIN < VADCRE	F					
				1	VADCIN > VADCRE	F					
					Detec	ts operating stat	us of A/D converter in hardware mode				
			0	- - -	End of convers						
			1	-	Conversion in	progress					
					L						
				-	Selects com	pare mode of A/I	D converter and starts or stops A/D converter				
		0	-		Software mode ^{Note 1}						
		1	÷		Hardware mode ^{Note 2}						
			i								
					Fixed to 0						

Figure 14-5. Configuration of A/D Converter Mode Selection Register


tet	Power-on reset	C)	0	0	0
er reset	WDT&SP reset			0	0	0
After	CE reset		1	R	0	0
Clo	ock stop	,		R	0	R

R: Retained

Notes 1. A/D conversion under execution is stopped if 0 is written to this bit.

2. A/D operation is started in the hardware mode when 1 is written to this bit. In the software mode, operation is started as soon as data has been written (by the PUT instruction) to the A/D converter reference voltage setting register (ADCR).

Figure 14-6. Configuration of A/D Converter Reference Voltage Setting Register



set	Power-on reset	0
er res	WDT&SP reset	0
After	CE reset	Retained ^{Note}
Clo	ock stop	Retained ^{Note}

Note "0" in the hardware mode.

14.4 Comparison Timing Chart

14.4.1 In software mode

Comparison is completed three instructions after data has been set (by the PUT instruction) to the A/D converter reference voltage setting register (ADCR).

Figure 14-7 shows the timing chart.




Figure 14-7. Timing Chart of Comparison by A/D Converter

14.4.2 In hardware mode

When the ADCMD flag is set to 1, A/D conversion is started. The ADCSTT flag is set to 1, and comparison is completed after 17 instructions have been executed. At this time, the ADCSTT flag is reset to 0 after 15 instructions have been executed after the ADCMD flag was set to 1. This is because execution time of two instructions is required to judge the status of the ADCSTT flag. For details, also refer to **14.5 Using A/D Converter**.

Figure 14-8 shows the timing chart.




Figure 14-8. Timing Chart of Comparison by A/D Converter

14.5 Using A/D Converter

14.5.1 Software mode

The software mode is convenient for comparing one compare voltage. An example of a program in this mode is shown below.

Example To compare input voltage VADCIN of ADO pin with compare voltage VADCREF (127.5/256 VDD), and branch to AAA if VADCIN < VADCREF, or to BBB if VADCIN > VADCREF

ADCR7 FLG ADCR6 FLG ADCR5 FLG ADCR4 FLG ADCR3 FLG ADCR2 FLG ADCR1 FLG ADCR0 FLG	0.0EH.3 ; Defines each bit of DB 0.0EH.2 0.0EH.1 0.0EH.0 0.0EH.3 0.0EH.2 0.0EH.1 0.0EH.1 0.0EH.0	F as ADCR data setting flag
BANK0 INITFLG NOT CLR1 ADC INITFLG ADC INITFLG NOT	P0DPLD3, NOT P0DPLD2, NOT P0DPLD1, P0DPL ADCCH2, NOT ADCCH1, ADCCH0 MD R7, NOT ADCR6, NOT ADCR5, NOT ADCR4 ADCR3, NOT ADCR2, NOT ADCR1, NOT ADCR0 R, DBF	D0 ; Disconnects pull-down resistor of P0D0 pin ; Selects AD0 pin for A/D converter ; Sets software mode ; ; Sets compare voltage VADCREF ; Waits for duration of three instructions
NOP SKT1 ADC BR AAA BR BBB		; ; Judges result of comparison

14.5.2 Hardware mode

Here is a program example.

Example To detect the value of analog input voltage VADCIN of AD0 pin.

	BANK0	NOT P0DPLD3, NOT P0DPLD2, NOT P0DPLD1, P0DPLD0 NOT ADCCH2, NOT ADCCH1, ADCCH0 ADCMD	; Disconnects pull-down resistor of P0D0 pin ; Selects AD0 pin for A/D converter ; Sets hardware mode and starts conversion
LOOP:	SKT1	ADCSTT	; Detects end of A/D conversion ; Embedded macro instruction
		VR, .MF. ADCSTT SHR4 AND 0FH VR,#.DF.ADCSTT AND 0FH LOOP	; Conversion in progress
	GET	DBF,ADCR	; Stores result of conversion to DBF

14.6 Cautions on Using A/D Converter

14.6.1 Cautions on selecting A/D converter pin

When one of the P0D0/AD0 to P0D3/AD3, P1C2/AD4, and P1C3/AD5 pins is selected, the other five pins are forcibly set in the input port mode. The P0D0/AD0 to P0D3/AD3 pins can be connected to a pull-down resistor if so specified by the P0DPL0 to P0DPLD3 flags in bank 15. To use the P0D0/AD0 to P0D3/AD3 pins for the A/D converter, therefore, disconnect their pull-down resistors to correctly detect an external input analog voltage.

14.7 Status After Reset

14.7.1 After power-on reset

All the P0D0/AD0 to P0D3/AD3, P1C2/AD4, and P1C3/AD5 pins are set to the general-purpose input port mode.

The P0D0 to P0D3 pins are connected with a pull-down resistor.

14.7.2 After WDT&SP reset

All the P0D0/AD0 to P0D3/AD3, P1C2/AD4, and P1C3/AD5 pins are set to the general-purpose input port mode.

The P0D0 to P0D3 pins are connected with a pull-down resistor.

14.7.3 After CE reset

The status of the pin selected for the A/D converter is retained as is. The previous status of the pull-down resistor of the P0D0 to P0D3 pins is retained.

14.7.4 On execution of clock stop instruction

The status of the pin selected for the A/D converter is retained as is. The previous status of the pull-down resistor of the P0D0 to P0D3 pins is retained.

14.7.5 In halt status

The status of the pin selected for the A/D converter is retained as is. The previous status of the pull-down resistor of the P0D0 to P0D3 pins is retained.

15. D/A CONVERTER (PWM MODE)

15.1 Outline of D/A Converter

Figure 15-1 outlines the D/A converter.

The D/A converter outputs a signal whose duty factor is varied by means of PWM (Pulse Width Modulation). By connecting an external lowpass filter to the D/A converter, a digital signal can be converted into an analog signal. Each pin of the D/A converter can output a variable-duty signal independently of the others.


Whether an 8-bit counter or 9-bit counter is used for the D/A converter can be specified by software.


When the 8-bit counter is selected, two output frequencies, 4.4 kHz and 440 Hz can be selected, and the duty factor of the output signal can be varied in 256 steps.

When the 9-bit counter is selected, two output frequencies, 2.2 kHz and 220 Hz, can be selected, and the duty factor can be varied in 512 steps.

When the D/A converter is not used, it can be used as timer 3, which counts the basic clock (1.125 or 0.1125 MHz) with an 8-bit counter.

For details of timer 3, refer to **13. TIMER 3**.





- **Remarks 1.** PWM2SEL to PWM0SEL (bits 2 to 0 of PWM/general-purpose port pin function selection register: refer to **Figure 15-4**) select a general-purpose output port of D/A converter.
 - 2. PWMBIT (bit 2 of PWM clock selection register: refer to Figure 15-2) selects the number of bits (8 or 9 bits) of the PWM counter.
 - 3. PWMCK (bit 0 of PWM clock selection register: refer to Figure 15-2) selects the output frequency of PWM timer.
 - 4. TM3SEL (bit 3 of timer 3 control register: refer to Figure 15-5) selects timer 3 or D/A converter.
 - **5.** TM3RES (bit 0 of timer 3 control register: refer to **Figure 15-5**) controls resetting of the timer 3 counter.

15.2 PWM Clock Selection Register

The PWM clock selection register specifies whether the PWM counter is used as an 8-bit counter or 9-bit counter when the D/A converter is used for PWM output.

Figure 15-2 shows the configuration of the PWM clock selection register.

Figure 15-2. Configuration of PWM Clock Selection Register

Name	FI	ag s	symb	ol	Address	Address Read/write					
	bз	b2	bı	b٥							
PWM clock selection	0	P	0	P	26H	R/W					
		w	1	w							
		M	 	M							
		В		с							
		1	1	ĸ							
		т	1								
						Selects o	utput frequency of timer 3				
				0	4.4 kHz (8 bits) /2.2 kHz (9 bits					
				1		/220 Hz (9 bits)					
						, <u>, , , , , , , , , , , , , , , , , , </u>					
					Fixed to 0						
			ŗ			Selects nun	hber of bits of PWM counter				
		0	- - -		8 bits						
		1	 		9 bits						
					Fixed to 0						

set	Power-on reset	0	0	0	0
er reset	WDT&SP reset		0		0
After	CE reset		R		R
Clo	ock stop	,	0	ł	0

R: Retained

15.3 PWM Output Selection Block

The output selection block specifies whether each output pin of the D/A converter is used for the D/A converter or as a general-purpose output port, by using the PWM2SEL to PWM0SEL flags of the PWM/general-purpose port pin function selection register.

Figure 15-3 shows the configuration of the output selection block, and Figure 15-4 shows the configuration of the PWM/general-purpose port pin function selection register.

Each pin can be changed between the D/A converter mode and general-purpose output port mode independently of the others.

Because each output pin is an N-ch open-drain output pin, an external pull-up resistor is necessary.

When the D/A converter is used as timer 3, the P1B2/PWM2 to P1B0/PWM0 pins are automatically set in the general-purpose output port mode, regardless of the values set to the PWM2SEL to PWM0SEL flags.

Figure 15-3. Configuration of Output Selection Block




Figure 15-4. Configuration of PWM/General-Purpose Port Pin Function Selection Register

Name	F	ag s	ymb	ol	Address	Read/write				
	bз	b2	b1	bo						
PWM/general-purpose port	0	Р	P	Р	27H	R/W				
pin function selection		w	w	w						
		м	м	м						
		2	1	0						
		s	S	s						
		Е	E	Е						
		L	L	L						
				-		Selects fu	nction of P1B0/PWM0 pin			
				0	General-purpo	ose output port				
				1	D/A converter					
				•		Selects fu	nction of P1B1/PWM1 pin			
			0		General-purpo	ose output port				
			1		D/A converter					
				, ,						
						Selects fu	nction of P1B2/PWM2 pin			
		0			General-purpose output port					
		1	4 		D/A converter					
			,							
	L				Fixed to 0					
				1						

reset	Power-on reset	C)	0	0	0
er re	WDT&SP reset			0	0	0
After	CE reset		1	Re	taine	ed
Clo	ock stop		,	0	0	0

Name	FI	ag s	ym	bol	Address	Read/write					
	bз	b2	bı	bo							
Timer 3 control	Т	0	Т	Т	28H	R/W					
	М		м	М							
	3		3	3							
	s	1	E	R							
	Е	1 1 1	N	E							
	L	 		s							
				-			Resets counter				
				0	Does not chan	ge					
				1	Resets						
						Sta	irts or stops counter				
			0		Stops						
			1		Starts						
			L	_							
					Fixed to 0						
					L						
					Selects timer 3 or D/A converter						
	0				D/A converter (PWM output)						
	1	-			Timer 3	,					
	L	j									

Figure 15-5. Configuration of Timer 3 Control Register

et	Power-on reset	0	0	0	0
er reset	WDT&SP reset	0		0	0
After	CE reset	R		Retained	
Clo	ock stop	0		0	0

R: Retained

15.4 Duty Setting Block

15.4.1 PWM duty with 8-bit counter selected

The duty setting block compares the value set to each PWM data register (PWMR2 to PWMR0) with the value of the basic clock counted by each 8-bit counter. If the value of the PWM data register is greater, the block outputs a high level. If the value of the PWM data register is less, it outputs a low level.

Where the value set to the PWM data register is "x", therefore, the duty factor can be calculated by the following expression.

Duty: D =
$$\frac{x + 0.25}{256} \times 100\%$$

Remark 0.25 is an offset, and a high level is output even where x = 0.

Data is set to each PWM data register for each pin via a data buffer (DBF). However, the same basic clock, PWM counter, and output frequency must be selected for each pin. This means that each pin cannot output a duty factor of a different cycle independently of the others.

Because the basic clock frequency is 1.125 or 0.1125 MHz, the frequency and cycle of the output signal can be calculated as follows.

(1) Where output frequency is 4.4 kHz and basic clock frequency is 1.125 MHz

Frequency:
$$f = \frac{1.125 \text{ MHz}}{256} = 4.3945 \text{ kHz}$$

Cycle:
$$T = \frac{256}{1.125 \text{ MHz}} = 227.56 \ \mu \text{s}$$

(2) Where output frequency is 440 Hz and basic clock frequency is 0.1125 MHz

Frequency:
$$f = \frac{0.1125 \text{ MHz}}{256} = 439.45 \text{ Hz}$$

Cycle:
$$T = \frac{256}{0.1125 \text{ MHz}} = 2.2756 \text{ ms}$$

Because the duty setting register of the PWM data registers and timer 3 modulo register are the same register, they cannot be used at the same time.

When timer 3 is used, PWM data registers 1 and 0 can be used as 8-bit data latches.

Figure 15-6. Configuration of PWM Data Registers (with 8-Bit Counter Selected)

		Data	buffer				
	DBF3 DBF2 DBF1 DBF0			DBF0			
			fer data				
					GET		
		16	bits				
Name	PMW data re	giotor ONote			PUT		
Symbol	PWMR2	gister 2					
Address	46H						
Bit		2 b11 b10 b9 b8	b7 b6 b5 b4	b3 b2 b1 b0			
Data		0 0 0 0		d data			
					GET		
		\prec			PUT		
Name	PMW data re	gister 1	· /				
Symbol	PWMR1						
Address	45H						
Bit	b15 b14 b13 b1	2 b11 b10 b9 b8	b7 b6 b5 b4	b3 b2 b1 b0			
Data	0 0 0 0	0 0 0 0	Vali	d data			
		4			GET		
	PUT						
Name	PWM data re	gister 0					
Symbol	PWMR0						
Address	44H						
Bit				b3 b2 b1 b0			
Data	0 0 0 0	0 0 0 0	Vali	d data			
					Sets PWM output duty of each pin		
				0			
				x	Duty: D = $\frac{x + 0.25}{256} \times 100\%$		
			F	FH			
				,			
	Ĺ				Fixed to 0		
	D						
	Power-or			1 1 1 1			
	Power-on reset 1 1 1 WDT&SP reset 1 1 1						
	01.0001		Retained				
	Clock stop			1 1 1 1			

Note This register is multiplexed with the timer 3 modulo register.

15.4.2 PWM duty with 9-bit counter selected

The duty setting block compares the value set to each PWM data register (PWMR2 to PWMR0) with the value of the basic clock counted by each 9-bit counter. If the value of the PWM data register is greater, the block outputs a high level. If the value of the PWM data register is less, it outputs a low level.

Where the value set to the PWM data register is "x", therefore, the duty factor can be calculated by the following expression.

Duty: D = $\frac{x + 0.25}{512} \times 100\%$

Remark 0.25 is an offset, and a high level is output even where x = 0.

Data is set to each PWM data register for each pin via data buffer (DBF). However, the same basic clock, PWM counter, and output frequency must be selected for each pin. This means that each pin cannot output a duty factor of a different cycle independently of the others.

Because the basic clock frequency is 1.125 or 0.1125 MHz, the frequency and cycle of the output signal can be calculated as follows.

(1) Where output frequency is 2.2 kHz and basic clock frequency is 1.125 MHz

Frequency:
$$f = \frac{1.125 \text{ MHz}}{512} = 2.197 \text{ kHz}$$

Cycle: $T = \frac{512}{1.125 \text{ MHz}} = 455.11 \ \mu \text{s}$

(2) Where output frequency is 220 Hz and basic clock frequency is 0.1125 MHz

Frequency:
$$f = \frac{0.1125 \text{ MHz}}{512} = 219.73 \text{ Hz}$$

Cycle:
$$T = \frac{512}{0.1125 \text{ MHz}} = 4.5511 \text{ ms}$$

Because the duty setting register of the PWM data registers and timer 3 modulo register are the same register, they cannot be used at the same time.

When timer 3 is used, PWM data registers 1 and 0 can be used as 8-bit data latches.

Figure 15-7. Configuration of PWM Data Registers (with 9-Bit Counter Selected)

	Data buffer]
	DBF3 DBF2 DBF1 DBF0				
			er data		
	•				GET
		16	bits		
lame	PWM data reg	lister 2Note			PUT
ymbol	PWMR2				
Address	46H				
Bit	b15 b14 b13 b12	b11 b10 b9 b8	b7 b6 b5 b4	b3 b2 b1 b0	
Data	0 0 0 0	0 0 0	Valid o	lata	
					GET
		\prec			PUT
Name	PWM data reg	ister 1]
Symbol	PWMR1				
Address	45H				
Bit			b7 b6 b5 b4	b3 b2 b1 b0	
Data	0 0 0 0	000	Valid c	lata 🕒	
					GET
	1		>		PUT
Name	PWM data reg	ister 0			
Symbol	PWMR0				
Address	44H				
Bit				b3 b2 b1 b0	
Data	0 0 0 0	000	Valid o	lata 🔸	
				•	Sets PWM output duty of each p
			0		
					x + 0.25
			x		Duty: D = $\frac{x + 0.25}{512} \times 100\%$
			1FF	Ή	
					Fixed to 0
	Power-on rese	st 1	1 1 1 1]
After reset	WDT&SP rese		1 1 1 1 1		
er					
Aft	CE reset	Re	tained		

Note This register is multiplexed with the timer 3 modulo register.

15.5 Clock Generation Block


The clock generation block outputs a basic clock to set the duty factor of each output signal. Two output frequencies, 1.125 MHz and 112.5 kHz, can be selected.

15.6 D/A Converter Output Wave


- (1) shows the relationship between the duty factor and output wave.
- (2) shows the output wave of each pin. Each output pin has a phase different from the others.


(1) Duty and output wave

(a) With 8-bit counter and 4.4 kHz selected




(b) With 8-bit counter and 440 Hz selected






(c) With 9-bit counter and 2.2 kHz selected


(d) With 9-bit counter and 220 Hz selected




- (2) Each pin and output wave
 - (a) With 8-bit counter and 4.4 kHz selected




(b) With 8-bit counter and 440 Hz selected



(c) With 9-bit counter and 2.2 kHz selected



(d) With 9-bit counter and 220 Hz selected



15.7 Example of Using D/A Converter

An example of a program using the D/A converter is shown below.

Example This program increments the duty factor of the PWM1 pin every 1 second.

PWM1DATA DAT 0000H

INITIAL:

INITFLG	NOT PWM2SEL, NOT PWM1SEL, NOT PWM0SEL
;	(General-purpose port), (General-purpose port), (General-purpose port)
INITFLG	PWMBIT , NOT PWMCK
;	(9-bit counter), (1.125 MHz)

LOOP0:

	BANK1		
	CLR1	P1B1	
	BANK0	T1 (00 E)	
	CLR1	TM3SEL	; Selects D/A converter
	MOV	DBF2, #PWM1DATA	A SHR 8 AND 0FH
	MOV	DBF1, #PWM1DATA	A SHR 4 AND 0FH
	MOV	DBF0, #PWM1DATA	A AND OFH
	SET1	PWM1SEL	; Sets PWM1/P1B1 pin to PWM output port mode
LOOP	1:		; Duty: 0.25/512 to 511.25/512 (PWM output)
	PUT	PWM1R, DBF	
	GET2	TM3RES, TM3EN	; Resets and starts counter
	Waits for 1	second	
	GET	DBF, PWM1R	
	ADD	DBF0, #1	
	ADDC	DBF1, #0	
	ADDC	DBF2, #1	
	SKGE	DBF2, #2	
	BR	LOOP1	
LOOP	2:		; Port outputs high level
	BANK1		
	SET1	P1B1	
	BANK0		
	CLR1	PWM1SEL	; Sets PWM1/P1B1 pin to general-purpose output port mode
	Waits for 1	second	
	BR	LOOP0	

15.8 Status After Reset

15.8.1 After power-on reset

The P1B0/PWM0 to P1B2/PWM2 pins are set to the general-purpose output port mode. The output value is low level.

The value of each PWM data register (including the timer 3 modulo register) is 1FFH.

15.8.2 After WDT&SP reset

The P1B0/PWM0 to P1B2/PWM2 pins are set to the general-purpose output port mode. The output value is low level.

The value of each PWM data register (including the timer 3 modulo register) is 1FFH.

15.8.3 After CE reset

The P1B0/PWM2 to P1B2/PWM2 pins retain the previous status.

That is, if the D/A converter is being used, the PWM output is retained as is. If timer 3 is being used, counting continues.

15.8.4 On execution of clock stop instruction

The P1B0/PWM0 to P1B2/PWM2 pins are set to the general-purpose output port mode.

The output value is the previous contents of the output latch.

The value of each PWM data register (including the timer 3 modulo register) is 1FFH.

15.8.5 In halt status

The P1B0/PWM0 to P1B2/PWM2 pins retain the previous status.

That is, if the D/A converter is being used, the PWM output is retained as is. If timer 3 is being used, counting continues.

16. SERIAL INTERFACES

16.1 Outline of Serial Interfaces

Figure 16-1 outlines the serial interfaces.

Table 16-1 classifies the serial interfaces and shows their communication modes.

As shown in Figure 16-1, two serial interfaces, 0 (SIO0) and 1 (SIO1), are available.

Serial interfaces 0 and 1 can be used at the same time.

Serial interface 0 can be used in two modes: 2-wire and 3-wire mode. In the 2-wire mode, two pins, SDA and SCL, are used. In the 3-wire mode, three pins, $\overline{SCK0}$, SO0, and SI0, are used.

In the 2-wire mode, two communication modes, I²C bus and serial I/O mode, can be selected.

Serial interface 1 can be used only in 3-wire mode, and uses three pins, SCK1, SO1, and SI1. The communication mode is the serial I/O mode.




Figure 16-1. Outline of Serial Interfaces

Channel	Number of Communication Lines	Communication Mode	Pins Used
Serial interface 0	2 lines (2-wire)	I ² C bus	P0A3/SDA
		Serial I/O	P0A2/SCL
	3 lines (3-wire)	Serial I/O	P0A1/SCK0
			P0A0/SO0
			P0B3/SI0
Serial interface 1	3 lines (3-wire)	Serial I/O	P0B2/SCK1
			P0B1/SO1
			P0B0/SI1

Table 16-1. Classification and Communication Modes of Serial Interfaces

16.2 Serial Interface 0

16.2.1 Outline of serial interface 0

Figure 16-2 outlines the serial interface 0.

Serial interface 0 can be used in 2-wire I²C bus or serial I/O mode, or 3-wire serial I/O mode.




Figure 16-2. Outline of Serial Interface 0

- **Remarks 1.** SIO0CH and SB (bits 3 and 2 of serial I/O0 mode selection register: refer to **Figure 16-3**) select the mode of serial I/O0.
 - 2. SIO0MS (bit 1 of serial I/O0 mode selection register: refer to Figure 16-3) selects a master or slave.
 - 3. SIO0TX (bit 0 of serial I/O0 mode selection register: Figure 16-3) selects reception or transmission.
 - **4.** SIO0CK1 and SIO0CK0 (bits 1 and 0 of serial I/O0 clock selection register: refer to **Figure 16-4**) select an internal shift clock frequency.
 - 5. SIO0WRQ1 and SIO0WRQ0 (bits 1 and 0 of serial I/O0 wait control register: refer to **Figure 16-7**) set wait conditions for communication.
 - 6. SIO0NWT (bit 2 of serial I/O0 wait control register: refer to Figure 16-7) starts communication.
 - SIO0SF9 and SIO0SF8 (bits 2 and 3 of serial I/O0 status detection register: refer to Figure 16-5) detect a clock counter.
 - SBSTT and SBBSY (bits 1 and 0 of serial I/O0 status detection register: refer to Figure 16-5) detect the start and stop conditions, and clock counter in the I²C bus mode.
 - SIO0IMD1 and SIO0IMD0 (bits 1 and 0 of serial I/O0 interrupt mode selection register: refer to Figure 16-9) set the interrupt timing.
 - **10.** SBACK (bit 3 of serial I/O0 wait control register: refer to **Figure 16-7**) reads or sets acknowledge data.
 - **11.** SIO0WSTT (bit 0 of serial I/O0 wait status judge register: refer to **Figure 16-8**) detects serial communication status.

16.2.2 Clock I/O control block and data I/O control block

The clock I/O control block and data I/O control block control the communication mode (I²C bus or serial I/O mode), the number of pins used (2-wire or 3-wire mode), and transmission or reception operation of serial interface 0.

The 2-wire or 3-wire mode, and I²C bus or serial I/O mode are selected by using the SIO0CH and SB flags.

The SIO0MS flag selects the internal clock (master) or external clock (slave) operation, and the SIO0TX flag selects reception (RX) or transmission (TX).

Each flag is allocated to the serial I/O0 mode selection register.

Figure 16-3 shows the configuration of the serial I/O0 mode selection register.

Table 16-2 shows the set status of each pin.

As shown in this table, flags that set the input or output mode of each pin must also be manipulated in addition to the control flags of the serial interface, in order to set each pin.

Name	FI	ag s	ymb	ol	Address	Read/write						
	b₃	b2	bı	bo								
Serial I/O0 mode selection	s	S	s	s	0FH	R/W						
	I	В	T	1								
	0		0	0								
	0		0	0								
	С		м	т								
	н		s	х								
			1									
					Sets serial I/O	of SDA/P0A3 pin (2-v	wire) and SO0/P0A0 pin (3-wire)					
						ion "RX" or transmiss						
						SDA/P0A3 pin)	3-wire (SO0/P0A0 pin)					
				0	Serial input (H	li-Z): RX	General-purpose port					
				1	Serial output:	ТХ	Serial output: TX					
				-		Sets direc	tion of shift clock					
					l²C	bus mode	Serial I/O mode					
			0	1	Slave operatio	n (external clock inpu	t) External clock input					
			1	- - - -	Master operation	on (internal clock outpu	t) Internal clock output					
				-	Sets mode of serial I/O0							
	0	0	1		Serial I/O0 not used							
	0	1	-		I ² C bus mode							
	1	0	, , , ,		2-wire serial I/O mode							
	1	1	- - - - -		3-wire serial I/	O mode						
		1	-									

Figure 16-3. Configuration of Serial I/O0 Mode Selection Register

set	Power-on reset	0	0	0	0
er reset	WDT&SP reset	0	0	0	0
After	CE reset	0	0	0	0
Clo	ock stop	0	0	0	0

			Each	n Flag			Pin						
S I O C H	S B	Communication Mode	S I O M S	Clock Direction	S I O T X	Serial I/O	Pin Name	P 0 A B I 0 3	P 0 A B I 0 2	P 0 A B I 0 1	P 0 A B I 0 0	P 0 A B I 0	Pin Setting Status
1	0	2-wire			0	Input	P0A3/SDA	0					Serial input
	1 1 1	serial I/O				(reception)		1					General-purpose output port
					1	Output (transmission)		0					Serial output
			0	External (slave)		1 1 1 1 1 1	P0A2/SCL		0				External clock
			1	(internal) (master)					1 0 1				General-purpose output port Internal clock
						 	P0A1/SCK0						General-purpose I/O port
	1					1 1 1	P0A0/SO0		l	l 		 	General-purpose I/O port
				1			P0B3/SI0						General-purpose I/O port
0	1	I ² C bus		1 	0	Input	P0A3/SDA	0					Serial input
						(reception)		1	 				General-purpose output por
					1	Output (transmission)		0					Serial output
			0	External		 	P0A2/SCL		0				External clock
				(slave)		1 1 1			1				General-purpose output port
		1 1 1 1 1 1 1	1	Internal (master)					0 1				Internal clock
	1			1 1 1 1		 	P0A1/SCK0		 				General-purpose I/O port
						 	P0A0/SO0		 				General-purpose I/O port
		1		1 1 1		1 1 1 1	P0B3/SI0						General-purpose I/O port
1	1	3-wire				 	P0A3/SDA						General-purpose I/O port
		serial I/O					P0A2/SCL						General-purpose I/O port
			0	External		 	P0A1/SCK0			0			External clock
				(slave)						1			General-purpose output port
			1	Internal (master)		- - - - - - - - - - - - - - - - - - -				0 1			Internal clock
					0	General-purpose	P0A0/SO0				0		General-purpose input port
						port					1		General-purpose output port
					1	Output (transmission)					0 1		Serial output
						 	P0B3/SI0					0	Serial input
						 			 	 		1	General-purpose output por
0	0	Not used as se	rial I	/00		1	P0A0 to P0A3,	0	0	0	0	0	General-purpose input port
	1						P0B3	1	1	1	1	1	General-purpose output por

Table 16-2. Status of Each Pin Set by Control Flag

16.2.3 Clock control block

The clock control block controls generation of a clock when the internal clock is used (master operation) and the clock output timing.

The frequency fsc of the internal clock is set by the SIO0CK1 and SIO0CK0 flags of the serial I/O0 clock selection register.

Figure 16-4 shows the configuration of the serial I/O0 clock selection register.

The shift clock output from the clock control block is valid only for the master operation (SIO0MS flag = 1). For the clock generation timing, refer to the description of each communication mode.

Name	FI	ag s	symb	ol	Address	Read/write						
	bз	b2	b1	bo								
Serial I/O0 clock selection	0	s	s	s	0BH	R/W						
		в	Т	I								
		М	0	0								
		D	0	0								
		1 1 1	С	С								
		1	к	к								
		1	1	0								
					1							
Selects internal shift clock frequency fsc of serial interface 0												
			0	0	93.75 kHz							
			0	1	375.00 kHz							
			1	0	281.25 kHz							
			1	1	46.875 kHz							
				-	Select	s operation mod	le during slave transmission of I ² C bus					
		0	1		Continues proc	cessing						
		1	-		Slave reception mode is set automatically if acknowledge signal is not							
		1	1		received (fixed to 1 when serial I/O is selected)							
			2		· · · ·							
				-	Fixed to 0							
				l								

Eiguro 16-/	Configuration	of Sorial I/OO	Clock Selection	- Register
Figure 10-4.	Configuration	of Senar 1/00	CIOCK Selectio	n negister

reset	Power-on reset	0)	0	0	0
er res	WDT&SP reset			0	0	0
After	CE reset			0	0	0
Clo	ock stop	,		0	0	0

16.2.4 Clock counter and start/stop detection block

The clock counter is a wrap-around counter that counts the rising edges of the clock.

Because this counter directly reads the status of the clock pin, whether the clock is an internal clock or external clock cannot be identified.

The contents of the clock counter can be detected via the SIO0SF8 and SIO0SF9 flags of the serial I/O0 status detection register, but cannot be directly read by program.

The start/stop detection block detects the start and stop conditions when the I²C bus mode is used.

The start and stop conditions are detected by the SBSTT and SBBSY flags of the serial I/O0 status detection register.

Figure 18-5 shows the configuration of the serial I/O0 status detection register.

For the operation and timing chart of the clock counter, refer to the description of each communication mode.

Name	FI	ag s	ymb	ol	Address	Read/write					
	bз	b ₂	b1	bo							
Serial I/O0 status detection	s	s	s	s	0DH	R					
	I	T	в	в							
	0	0	s	в							
	0	0	т	s							
	s	s	т	Y							
	F	F		1							
	8	9									
				-		Detects start /s	stop condition of I ² C bus mode				
					I ² C I	ous mode	Serial I/O mode				
				0	Detects stop c	ondition	Retains 0				
				1	Detects start c	ondition					
				-	Dete	cts start conditio	on and clock counter in I ² C bus mode				
				1	I ² C I	ous mode	Serial I/O mode				
			0	 	Detects rising	of clock when va	lue of Retains 0				
					clock counter i	s 9					
			1	- - -	Detects start c	ondition					
				-			tects clock counter				
						ous mode	Serial I/O mode				
		0				of clock when va	lue of Retains 0				
					clock counter i						
		1			Value of clock	counter is 9					
							tects clock counter				
					1 ² C 1	ous mode	Serial I/O mode				
	0										
	1	1			Detects rising of clock when value of clock counter is next to 8 Value of clock counter is 8						
	Ľ	,									

Figure 16-5. Configuration of Serial I/O0 Status Detection Register


reset	Power-on reset	0	0	0	0
er re	WDT&SP reset	0	0	0	0
After	CE reset	0	0	0	0
Clo	ock stop	0	0	0	0


16.2.5 Presettable shift register 0

Presettable shift register 0 is an 8-bit shift register that writes serial out data and reads serial in data. This register writes or reads data via data buffer.

It outputs the contents of the most significant bit (MSB) from the serial data I/O pin in synchronization with the falling edge of the shift clock (during transmission operation), and reads data to the least significant bit (LSB) in synchronization with the rising edge of the serial clock.

Figure 16-6 shows the configuration of presettable shift register 0.





Note Data may be destroyed if the PUT or GET instruction is executed during serial communication. For details, refer to **16.2.10 Cautions on setting and reading data**.

16.2.6 Wait control block and acknowledge control block

The wait control block keeps communication waiting or releases communication from the wait status.

The condition under which communication is kept waiting is set by the SIO0WRQ0 and 1 flags (bits 0 and 1 of serial I/O0 wait control register).

Serial communication is started when the SIO0NWT flag (bit 2 of serial I/O0 wait control register) is set (released from the wait status).

The communication status can be detected by the SIO0NWT flag.

When 0 is written to the SIO0NWT flag while communication is released from the wait status, the wait status is set. This is called forced wait status.

The acknowledge control block outputs and detects an acknowledge signal in the I²C bus mode.

An acknowledge signal is set and read by the SBACK flag (bit 3 of serial I/O0 wait control register).

Figure 16-7 shows the configuration of the serial I/O0 wait control register.

Figure 16-8 shows the configuration of the serial I/O0 wait status judge register.

Name	FI	ag s	symb	ol	Address	Read/write
	b₃	b2	b1	b₀		
Serial I/O0 wait control	s	s	S	S	0EH	R/W
	В	I.	Ι.	T		
	A	0	0	0		
	С	0	0	0		
	ĸ	Ν	w	w		
		w	R	R		
		т	Q	Q		
			1	0		
						•

Figure 16-7. Configuration of Serial I/O0 Wait Control Register

			Sets wait condition								
		Name	I ² C bus mode	Serial I/O mode							
0	0	No wait	Does n	ot wait							
0	1	Data wait	Waits at falling edge of shift clocks when value of clock counter is 8	Wait at rising edge of shift clock when value of clock counter is 8							
1	0	Acknowledge wait	Waits at falling edge of shift Setting prohibited clock when value of clock counter is 9								
1	1	Address wait	Waits at falling edge of clock when value of clock counter is 8 after detection of start condition								

		Sets wait and de	etects wait status
	-	When flag is written	When flag is read
0		Forced wait	Waits under condition of SIO0WRQ0
			and 1 flags
1	-	Releases wait status	Serial communication in progress
		(serial communication starts)	

 Se	ts and detects acknowle	edge signal in I ² C bus mode				
I ² C	bus mode	Serial I/O mode				
Reception (SIO0TX = 0)	Transmission (SIO0TX = 1)					
Outputs 0 as acknowledge	Detects acknowledge of slave (acknowledge is 0)	Retains 0				
Outputs 1 as acknowledge	Detects acknowledge of slave (acknowledge is 1)					

reset	Power-on reset	0	0	0	0
	WDT&SP reset	0	0	0	0
After	CE reset	0	0	0	0
Clo	ock stop	0	0	0	0

0

1




Figure 16-8. Configuration of Serial I/O0 Wait Status Judge Register

Caution If a slave outputs a wait request while the master is operating, 0 is detected on the SIO0WSTT flag. The SIO0NWT flag retains the status of 1.

16.2.7 Interrupt control block

The interrupt control block sets a condition under which an interrupt request is issued by the serial I/O0 interrupt mode selection register.

When the interrupt request issuance condition is satisfied, the IRQSIO0 flag is set.

Change the interrupt request issuance condition while communication is in the wait status. If it is changed after communication has been released from the wait status, an interrupt request may be issued as soon as the condition has been changed.

Figure 16-9 shows the configuration of the serial I/O0 interrupt mode selection register.

Figure 16-9. Configuration of Serial I/O0 Interrupt Mode Selection Register

Name	FI	ag s	symb	ool	Address	Read/write		
	b₃	b2	b1	bo				
Serial I/O0 interrupt mode	0	0	s	s	0CH	R/W		
selection			Т	Т				
			0	0				
			0	0				
			Т	T				
			м	м				
			D	D				
			1	0				
				-		Sets interrup	t reques	t issuance condition
					l ² C	bus mode		Serial I/O mode
			0	0	Rising edge of	shift clock when	value	Rising edge of shift clock when value
					of clock counte	r reaches 7		of clock counter reaches 7 ^{Note 1}
			0	1	Rising edge of	shift clock when	value	Rising edge of shift clock when value
					of clock counte	r reaches 8		of clock counter reaches 8Note 2
			1	0	Rising edge of	shift clock when	value	Interrupt request is not issued
					of clock counte	r reaches 7 after		
					detection of sta	rt condition ^{Note 3}	5	
			1	1	When stop con	dition is detected	Note 4	
				-	Fixed to 0			

reset	Power-on reset	0		C)	0	0
_	WDT & SP reset					0	0
After	CE reset		1		1	0	0
Clo	ock stop		 	,		0	0

Notes 1. An interrupt request is issued if this mode is set when the value of the clock counter is 7.

- 2. An interrupt request is issued if this mode is set when the value of the clock counter is 8.
- **3.** An interrupt request is issued if this mode is set when the SBSTT flag = 1 and the value of the clock counter is 7.
- 4. An interrupt request is issued if this mode is set after the stop condition has been issued.

16.2.8 I²C bus mode

(1) Outline of I²C bus mode

In the l^2C bus mode, communication is carried out with two pins, SCL and SDA. The features of the l^2C bus mode are as follows.

- Communication can be controlled under the start/stop conditions and by the acknowledge signal for the ninth clock.
- Communication can be kept waiting by externally fixing the clock to low level with an N-ch open-drain pin.

(2) Timing chart

Figure 16-10 shows the timing chart.




Figure 16-10. Timing Chart in I²C Bus Mode

- <1> Initial status (general-purpose input port)
- <2> Generates start condition by general-purpose I/O port
- <3> Sets transmission status of master
- <4> Releases wait
- <5> Wait timing when data wait status is set
- <6> Wait timing when acknowledge wait status is set
- <7> Sets general-purpose I/O port (releases serial operation mode)
- <8> Generates stop condition by general-purpose I/O port
- <9> Issues interrupt request when value of clock counter first reaches 7 after detection of start condition
- <10> Issues interrupt request when value of clock counter reaches 7
- <11> Issues interrupt request when value of clock counter reaches 8
- <12> Issues interrupt request after stop condition is detected

(3) Operation of clock counter

The value of the clock counter is incremented from the initial value 0 each time the rising of the clock pin has been detected.

In the I²C bus mode, the value of the clock counter returns to 0 after it has reached 9, and the clock counter continues counting.

In the serial I/O mode, the value of the clock counter returns to 0 after it has reached 8, and the clock counter continues counting.

The clock counter is also reset in the following cases.

- After reset (power-on reset, WDT&SP reset, CE reset)
- On execution of clock stop instruction
- On detection of start condition
- If communication mode is changed from I²C bus mode to 2-wire or 3-wire serial I/O mode

(4) Wait operation and cautions

When the wait status is released, serial data is output (during transmission operation), and the wait status is kept released until a condition (wait condition) set by the SIO0WRQ0 and 1 flags is satisfied.

When the wait condition is satisfied, the shift clock pin is made low, and the operations of the clock counter and presettable shift register 0 are stopped.

If the forced wait status is specified while the wait status is released, the forced wait status is set at the falling of the clock next to the one at which 0 has been written to the SIO0NWT flag.

Nothing is changed even if the wait status is released again after the wait status has been released once. If the forced wait status is set in the wait status, one pulse of the shift clock is output.

In the I^2C bus mode, do not set data wait conditions (SIOWRQ0 = 1, WIO0WRQ1 = 0) successively. This is because, if the data wait condition is set two times in succession and the wait status is released, the wait status is set as soon as the wait status has been released the second time.

While the device is operating as the master and if the level of the shift clock output pin is forcibly made low externally while the pin outputs a high level (this is called a wait request by slave), the master is placed in the wait status.

If this happens, the master resumes its operation when the wait request by the slave has been cleared.

(5) Interrupt request issuance timing

Interrupt request issuance timing can be selected by the SIO0IMD0 and 1 flags.

(6) Acknowledge block and its operation

The acknowledge block operates only in the I²C bus mode.

This block is used to output an acknowledge signal during a reception operation, or to detect an acknowledge signal during a transmission operation.

During reception, the content of the SBACK flag is output to the serial data pin at the falling edge of the shift clock when the value of the clock counter is 8.

Once data has been set to the SBACK flag during reception, the value of the data is retained.

During transmission, the status of the serial data pin is read to the SBACK flag at the rising edge of the shift clock when the value of the clock counter reaches 9.


Figure 16-11 shows the acknowledge signal output and input operations.

During reception, set the acknowledge signal (setting of the SBACK flag) as soon as the wait status has been released (by setting the SIO0NWT flag).


This is because, even if only the SBACK flag is set, the SIO0NWT flag is also set because it is in the register at the same address. If the wait status is set at this time, the wait status is released and one pulse of the shift clock is output.

Figure 16-11. Acknowledge Output and Input Operations

(a) During reception



(b) During transmission




(7) Shift clock generation timing in I²C bus mode

(a) On releasing wait status from initial status

The initial status is the point where the master operation in the I^2C bus mode is selected. In the wait status, a low level is output to the shift clock pin.


Figure 16-12. Shift Clock Generation Timing in I²C Bus Mode (1/5)



(b) During wait operation

<1> Wait status under condition of SIO0WRQ0 and SIO0WRQ1 flags (normal operation)

Figure 16-12. Shift Clock Generation Timing in I²C Bus Mode (2/5)



<2> If forced wait status is set in wait status Nothing is affected.


<3> If forced wait status is set after wait status has been released

In this case, the wait status is set at the next falling edge of the clock after the one at which the forced wait status was set.

When the forced wait status was set, however, the clock counter and presettable shift register 0 stop operating.

If the forced wait status is set while the clock pin is low, the clock counter and presettable shift register 0 operate by 1 pulse. Because the internal clock counter and shift register do not operate at this time, communication may not be performed normally even if the wait status is released again.

Figure 16-12. Shift Clock Generation Timing in I²C Bus Mode (3/5)




<4> If wait status is released after wait status has been released Nothing is affected.

<5> If wait request is made by slave after wait status has been released

At this time, the clock is output 0 to 3.3 μ s after the wait request by the slave has been cleared. The value of T in the figure below is as follows.

fsc	Т				
93.75 kHz	666 ns				
375.00 kHz	222 ns				
281.25 kHz	222 ns				
46.875 kHz	666 ns				


Figure 16-12. Shift Clock Generation Timing in I²C Bus Mode (4/5)



(c) During slave (external clock) operation

When the slave operation is specified the first time after application of supply voltage V_{DD}, the SCK pin waits for input of an external clock and the output pin goes into a high-impedance state. If the SCL pin is externally made low at this time, it continues outputting a low level until the wait status is released next time.





(8) Start and stop conditions, and operations of SBSTT and SBBSY flags

The start/stop condition recognition timing is shown in Figure 16-13.

The SBSTT and SBBSY flags operate only in the I²C bus mode.


By detecting these flags, communication status of the other stations can be detected.

These flags operate regardless of whether the device operates as the master or slave, whether it performs reception or transmission, and whether communication is in the wait status or released from the wait status. These flags are 0 in the serial I/O mode.

For the operations of the SBSTT and SBBSY flags, refer to Figure 16-10 Timing Chart in I²C Bus Mode.


Figure 16-13. Start/Stop Condition Recognition Timing

(a) Start condition recognition timing



Detects failing of serial data pl

(b) Stop condition recognition timing




16.2.9 Serial I/O mode

(1) Outline of serial I/O mode

In the serial I/O mode, communication is carried out by using two pins, SCL and SDA, or three pins, SCK0, SO0, and SI0.

(2) Timing chart

Figure 16-14 shows the timing chart in the serial I/O mode.





- <1> Initial status (general-purpose input port)
- <2> Sets transmission status of master
- <3> Releases wait status
- <4> Wait timing when data wait status is set
- <5> Releases wait status again
- <6> Issues interrupt request when value of clock counter is 7
- <7> Issues interrupt request when value of clock counter is 8

(3) Operation of clock counter

The value of the clock counter is incremented from the initial value 0 each time the rising of the clock pin has been detected.

The value of the clock counter returns to 0 after it has reached 8, and the clock counter continues counting. The clock counter is also reset in the following cases.

- After reset (power-on reset, WDT&SP reset, CE reset)
- On execution of clock stop instruction
- If data is written to serial I/O0 wait control register
- If communication mode is changed from 2-wire or 3-wire serial I/O mode to I²C bus mode

(4) Wait operation and Cautions

When the wait status is released, serial data is output (during transmission operation) at the falling of the next clock, and the wait status is kept released until a condition (wait condition) set by the SIO0WRQ0 and 1 flags is satisfied.

When the wait condition is satisfied, the shift clock pin is made high, and the operations of the clock counter and presettable shift register 0 are stopped.

The value of presettable shift register 0 cannot be read correctly if it is read while the wait status is released and while the shift clock pin is high.

Correct data cannot be written to presettable shift register 0 while the wait status is released and while the shift clock pin is low.

If the forced wait status is specified while the wait status is released, the forced wait status is set as soon as 0 has been written to the SIO0NWT flag.

The clock output wave is not affected even if the wait status is released again when it has been already released once. Note, however, that the clock counter is reset.

(5) Interrupt request issuance timing

Interrupt request issuance timing can be selected by the SIO0IMD0 and 1 flags. For details, refer to **16.2.7 Interrupt control block**.

(6) Acknowledge block and its operation


The acknowledge block operates only in the I²C bus mode.

(7) Shift clock generation timing in serial I/O mode

(a) On releasing wait status from initial status


The initial status is the status when the internal clock operation in the serial I/O mode has been selected. In the wait status, a high level is output to the shift clock pin.

Figure 16-15. Shift Clock Generation Timing in Serial I/O Mode (1/4)




- (b) When wait operation is performed
 - <1> If wait status is set under condition specified by SIO0WRQ0 and SIO0WRQ1 flags (normal operation)

Figure 16-15. Shift Clock Generation Timing in Serial I/O Mode (2/4)




<2> If forced wait is set in wait status

Figure 16-15. Shift Clock Generation Timing in Serial I/O Mode (3/4)



<3> If forced wait is set after wait status has been released

Figure 16-15. Shift Clock Generation Timing in Serial I/O Mode (4/4)



a + b = 1/2fsc

<4> If wait status is released when it has been already released once

The clock output waveform is not affected. However, note that the clock counter is reset.

(8) Operations of SBSTT and SBBSY flags

The SBSTT and SBBSY flags operate only in the l^2C bus mode. These flags remain 0 in the serial I/O mode.

16.2.10 Cautions on setting and reading data

Data is set to presettable shift register 0 by using the "PUT SIO0SFR, DBF" instruction.

To read the data of this register, the "GET DBF, SIO0SFR" instruction is used.

Set or read data of the register in the wait status. If the wait status is released, data may not be correctly set or read depending on the status of the shift clock pin.

The following table shows the data setting and reading timing, and points to be noted.

Table 16-3. Reading and Writing Data of Presettable Shift Register 0 and Cautions

Status o	n Execution	Status of Shift	I ² C Bus Mode	Serial I/O Mode
of Pl	JT/GET	Clock Pin		
Wait	Read (GET)	I ² C bus mode:	Normal read	Normal read
status	Write (PUT)	Fixed to low	Normal write	Normal write
		• Serial I/O mode:	Outputs contents of MSB when wait	Outputs contents of MSB when wait
		Fixed to high	status is released next time	status is released next time and shift
			(during transmission)	clock pin goes low (during transmission)
			Clock H — L Data 1 0 V MSB PUT SIO0SFR, DBF Wait released	Clock H L — Data 0 X MSB PUT SIOOSFR, DBF Wait released
Wait	Read (GET)	High level	Cannot be read normally	Cannot be read normally
released			Contents of SIO0SFR are lost	Contents of SIO0SFR are lost
status		Low level	Normal read	Normal read
	Write (PUT)	High level	Normal write	Normal write
			Outputs contents of MSB at falling	Outputs contents of MSB when PUT
			of clock next to one at which PUT	instruction is executed.
			instruction has been executed.	Clock counter is not reset
			Clock counter is not reset	
			Clock H	Clock L Data 1 PUT SIO0SFR, DBF
		Low level	Cannot be read normally	Cannot be read normally
			Contents of SIO0SFR are lost	Contents of SIO0SFR are lost

16.2.11 Operation of serial interface 0

Tables 16-4 through 16-6 outline the operations in each communication mode.

Oper	ration Mode		I ² C Bus	s Mode	
		Slave Operatior	n (SIO0MS = 0)	Master Operatio	on (SIO0MS = 1)
		Reception	Transmission	Reception	Transmission
Item		(SIO0TX = 0)	(SIO0TX = 1)	(SIO0TX = 0)	(SIO0TX = 1)
Status of SDA/P0A3		When P0ABIO3 = 0	Outputs contents of	When P0ABIO3 = 0	Outputs contents of
each pin		Floating	SIO0SFR at falling of	Floating	SIO0SFR at falling of
		Waits for input of	external clock	Waits for input of	internal clock
		external data	regardless of	external data	regardless of P0ABIO3
		When P0ABIO3 = 1	P0ABIO3	When P0ABIO3 = 1	
		General-purpose		General-purpose	
		output port		output port	
		Outputs content of		Outputs content of	
		output latch		output latch	
	SCL/P0A2	When P0ABIO2 = 0		Outputs internal clock	regardless of P0ABIO2
		Floating			
		Waits for input of exte	ernal data		
		When P0ABIO2 = 1			
		General-purpose outp	out port		
		Outputs content of ou	itput latch		
Clock counter		Incremented at rising o	f SCL pin		
Operation of	Output	Not output	Shifted from MSB	Not output	Shifted from MSB
presettable			each time SCL falls		each time SCL falls
shift register 0			and is output		and is output
	Input	Shifted from LSB each	time SCL rise and is inp	ut	
Wait operation	In wait	SCL and SDA pins	SCL pin is floated	SCL pin outputs low	SCL pin outputs low
	status	are floated	and SDA pin retains	level and SDA pin is	level and SDA pin
			its status	floated	retains its status
	Wait	SCL pin is floated	SCL pin is floated	SCL pin outputs	SCL pin outputs
	released	and waits for input of	and waits for input of	internal clock.	internal clock.
		external clock.	external clock.	SDA pin is floated	SDA pin outputs data
		SDA pin is floated and	SDA pin outputs data	and waits for external	each time SCL pin falls
		waits for external data	each time SCL pin falls	data	
Acknowledge		ACK output at fall	ACK input at rise	ACK output at fall	ACK input at rise
		of 8th clock	of 9th clock	of 8th clock	of 9th clock

Table 16-4. Outline of Operation in I^2C Bus Mode

Ope	eration Mode		2-Wire Seria	al I/O Mode			
		Slave Operatior	n (SIO0MS = 0)	Master Operatio	n (SIO0MS = 1)		
		Reception	Transmission	Reception	Transmission		
Item		(SIO0TX = 0)	(SIO0TX = 1)	(SIO0TX = 0)	(SIO0TX = 1)		
Status of	SDA/P0A3	When P0ABIO3 = 0	Outputs contents of	When P0ABIO3 = 0	Outputs contents of		
each pin		Floating	SIO0SFR at falling of	Floating	SIO0SFR at falling of		
		Waits for input of	external clock	Waits for input of	internal clock		
		external data	regardless of P0ABIO3	external data	regardless of P0ABIO3		
		When P0ABIO3 = 1		When P0ABIO3 = 1			
		General-purpose		General-purpose			
		output port		output port			
		Outputs contents		Outputs contents of			
		of output latch		output latch			
	SCL/P0A2	When P0ABIO2 = 0		Outputs internal clock regardless of P0ABIO2			
		Floating					
		Waits for input of exte	ernal data				
		When P0ABIO2 = 1					
		General-purpose outp	out port				
		Outputs contents of o	utput latch				
Clock counter	r	Incremented at rising o					
Operation of	Output	Not output	Shifted from MSB	Not output	Shifted from MSB		
presettable			each time SCL falls		each time SCL falls		
shift register	0		and is output		and is output		
	Input	Shifted from LSB each	time SCL rise and is inp	ut			
Wait operatio	n In wait	SCL and SDA pins	SCL pin is floated	SCL pin outputs high	SCL pin outputs high		
	status	are floated	and SDA pin retains	level and SDA pin is	level and SDA pin		
			its status	floated	retains its status		
	Wait	SCL pin is floated	SCL pin is floated	SCL pin outputs	SCL pin outputs		
	released	and waits for input of	and waits for input	internal clock.	internal clock.		
		external clock.	of external clock.	SDA pin is floated and	SDA pin outputs data		
		SDA pin is floated and	SDA pin outputs data	waits for external data	each time SCL pin falls		
		waits for external data	each time SCL pin falls				

Table 16-5. Outline of Operation in 2-Wire Serial I/O Mode

<u> </u>	peration Mode		3-Wire Seria	al I/O Mode					
		Slave Operation	n (SIO0MS = 0)	Master Operatio	n (SIO0MS = 1)				
		Reception	Transmission	Reception	Transmission				
Item		(SIO0TX = 0)	(SIO0TX = 1)	(SIO0TX = 0)	(SIO0TX = 1)				
Status of	SCK0/P0A1	When P0ABIO1 = 0		Outputs internal clock	regardless of P0ABIO1				
each pin		Floating							
		Waits for input of exte	ernal data						
		When P0ABIO1 = 1							
		General-purpose out	out port						
		Outputs contents of c	output latch						
	SO0/P0A0	When P0ABIO0 = 0	Outputs contents of	When P0ABIO0 = 0	Outputs contents of				
		General-purpose	SIO0SFR at falling	General-purpose	SIO0SFR at falling				
		input port	edge of external clock	input port	edge of internal				
		Floating	regardless of	Floating	clock regardless of				
		When P0ABIO0 = 1	P0ABIO0	When P0ABIO0 = 1	P0ABIO0				
		General-purpose		General-purpose					
		output port		output port					
		Outputs contents		Outputs contents					
		of output latch		of output latch					
	SI0/P0B3	When P0BBIO3 = 0							
		Floating							
		Waits for input of exte	ernal data						
		When P0BBIO3 = 1							
		General-purpose out	out port						
		Outputs contents of c	output latch						
Clock counter	er	Outputs contents of c							
Clock counter Operation of	-			Not output	Shifted from MSB				
	-	Incremented at rising o	f SCK0 pin	Not output					
Operation of	f Output	Incremented at rising o	f SCK0 pin Shifted from MSB	Not output					
Operation of presettable	f Output	Incremented at rising c Not output	f SCK0 pin Shifted from MSB each time SCK0 falls		each time SCK0 falls				
Operation of presettable	f Output	Incremented at rising c Not output	f SCK0 pin Shifted from MSB each time SCK0 falls and is output		each time SCK0 falls and is output				
Operation of presettable shift register	f Output	Incremented at rising of Not output	f SCK0 pin Shifted from MSB each time SCK0 falls and is output time SCK0 falls and is ir		each time SCK0 falls and is output				
Operation of presettable shift register	f Output	Incremented at rising of Not output Shifted from LSB each SCK0 pin is floated.	f SCK0 pin Shifted from MSB each time SCK0 falls and is output time SCK0 falls and is ir SCK0 pin is floated.	nput SCK0 pin outputs high	each time SCK0 falls and is output SCK0 pin outputs hig				
Operation of presettable shift register	f Output	Incremented at rising of Not output Shifted from LSB each SCK0 pin is floated. SO0 pin as general-	f SCK0 pin Shifted from MSB each time SCK0 falls and is output time SCK0 falls and is ir SCK0 pin is floated. SC0 pin retains its	nput SCK0 pin outputs high level	each time SCK0 falls and is output SCK0 pin outputs hig level.				
Operation of presettable shift register	f Output	Incremented at rising of Not output Shifted from LSB each SCK0 pin is floated. SO0 pin as general- purpose port.	f SCK0 pin Shifted from MSB each time SCK0 falls and is output time SCK0 falls and is ir SCK0 pin is floated. SC0 pin retains its status.	SCK0 pin outputs high level SO0 pin as general-	each time SCK0 falls and is output SCK0 pin outputs hig level. SO0 pin retains its				
Operation of presettable shift register	f Output	Incremented at rising of Not output Shifted from LSB each SCK0 pin is floated. SO0 pin as general- purpose port.	f SCK0 pin Shifted from MSB each time SCK0 falls and is output time SCK0 falls and is ir SCK0 pin is floated. SC0 pin retains its status.	SCK0 pin outputs high level SO0 pin as general- purpose port.	each time SCK0 falls and is output SCK0 pin outputs hig level. SO0 pin retains its status.				
Operation of presettable shift register	f Output 0 Input on In wait status	Incremented at rising of Not output Shifted from LSB each SCK0 pin is floated. SO0 pin as general- purpose port. SI0 pin is floated	f SCK0 pin Shifted from MSB each time SCK0 falls and is output time SCK0 falls and is ir SCK0 pin is floated. SC0 pin retains its status. SI0 pin is floated	SCK0 pin outputs high level SO0 pin as general- purpose port. SI0 pin is floated	each time SCK0 falls and is output SCK0 pin outputs hig level. SO0 pin retains its status. SI0 pin is floated SCK0 pin is floated				
Operation of presettable shift register	f Output O Input on In wait status Wait	Incremented at rising of Not output Shifted from LSB each SCK0 pin is floated. SO0 pin as general- purpose port. SI0 pin is floated SCK0 pin is floated	f SCK0 pin Shifted from MSB each time SCK0 falls and is output time SCK0 falls and is ir SCK0 pin is floated. SC0 pin retains its status. SI0 pin is floated	SCK0 pin outputs high level SO0 pin as general- purpose port. SI0 pin is floated SCK0 pin is floated	each time SCK0 falls and is output SCK0 pin outputs hig level. SO0 pin retains its status. SI0 pin is floated				
Operation of presettable shift register	f Output O Input on In wait status Wait	Incremented at rising of Not output Shifted from LSB each SCK0 pin is floated. SO0 pin as general- purpose port. SI0 pin is floated SCK0 pin is floated and waits for input of	f SCK0 pin Shifted from MSB each time SCK0 falls and is output time SCK0 falls and is ir SCK0 pin is floated. SC0 pin retains its status. SI0 pin is floated SCK0 pin is floated and waits for input of	SCK0 pin outputs high level SO0 pin as general- purpose port. SI0 pin is floated SCK0 pin is floated and waits for input of	each time SCK0 falls and is output SCK0 pin outputs hig level. SO0 pin retains its status. SI0 pin is floated SCK0 pin is floated and waits for input of external clock.				
Operation of presettable shift register	f Output O Input on In wait status Wait	Incremented at rising of Not output Shifted from LSB each SCK0 pin is floated. SO0 pin as general- purpose port. SI0 pin is floated SCK0 pin is floated and waits for input of external clock.	f SCK0 pin Shifted from MSB each time SCK0 falls and is output time SCK0 falls and is ir SCK0 pin is floated. SC0 pin retains its status. SI0 pin is floated SCK0 pin is floated and waits for input of external clock.	SCK0 pin outputs high level SO0 pin as general- purpose port. SI0 pin is floated SCK0 pin is floated and waits for input of external clock.	each time SCK0 falls and is output SCK0 pin outputs hig level. SO0 pin retains its status. SI0 pin is floated SCK0 pin is floated and waits for input of external clock. SO0 pin outputs data				
Operation of presettable shift register	f Output O Input on In wait status Wait	Incremented at rising of Not output Shifted from LSB each SCK0 pin is floated. SO0 pin as general- purpose port. SI0 pin is floated SCK0 pin is floated and waits for input of external clock. SO0 pin as general-	f SCK0 pin Shifted from MSB each time SCK0 falls and is output time SCK0 falls and is ir SCK0 pin is floated. SC0 pin retains its status. SI0 pin is floated SCK0 pin is floated and waits for input of external clock. SO0 pin outputs data.	SCK0 pin outputs high level SO0 pin as general- purpose port. SI0 pin is floated SCK0 pin is floated and waits for input of external clock. SO0 pin as general-	each time SCK0 falls and is output SCK0 pin outputs hig level. SO0 pin retains its status. SI0 pin is floated SCK0 pin is floated and waits for input of external clock. SO0 pin outputs data				
Operation of presettable shift register	f Output O Input on In wait status Wait	Incremented at rising of Not output Shifted from LSB each SCK0 pin is floated. SO0 pin as general- purpose port. SI0 pin is floated and waits for input of external clock. SO0 pin as general- purpose port.	f SCK0 pin Shifted from MSB each time SCK0 falls and is output time SCK0 falls and is ir SCK0 pin is floated. SC0 pin retains its status. SI0 pin is floated and waits for input of external clock. SO0 pin outputs data. SI0 pin is floated and	SCK0 pin outputs high level SO0 pin as general- purpose port. SI0 pin is floated SCK0 pin is floated and waits for input of external clock. SO0 pin as general- purpose port.	each time SCK0 falls and is output SCK0 pin outputs hig level. SO0 pin retains its status. SI0 pin is floated SCK0 pin is floated and waits for input of external clock. SO0 pin outputs data SI0 pin is floated and				

Table 16-6. Outline of Operation in 3-Wire Serial I/O Mode

16.2.12 Status of serial interface 0 after reset

(1) After power-on reset

Each pin is set to the general-purpose input port mode. The contents of presettable shift register 0 are undefined.

(2) After WDT&SP reset

Each pin is set to the general-purpose input port mode. The contents of presettable shift register 0 are undefined.

(3) On execution of clock stop instruction

Each pin is set to the general-purpose I/O port mode and remains in the previous input or output mode. The contents of presettable shift register 0 are undefined.

(4) After CE reset

Each pin is set to the general-purpose I/O port mode and remains in the previous input or output mode. The contents of presettable shift register 0 are undefined.

(5) In halt status

Each pin retains its set status.

Output of the internal clock is stopped in the status where the HALT instruction is executed. When an external clock is used, the operation continues even if the HALT instruction is executed. Presettable shift register 0 retains the previous value.


16.3 Serial Interface 1


16.3.1 Outline of serial interface 1

Figure 16-16 outlines serial interface 1.

Serial interface 1 is used in the 3-wire serial I/O mode.

Figure 16-16. Outline of Serial Interface 1





- 2. SIO1TS (bit 3 of serial I/O1 mode selection register: refer to Figure 16-17) starts or stops communication operation.
- SIO1HIZ (bit 2 of serial I/O1 mode selection register: refer to Figure 16-17) selects the function of the SO1/P0B1 pin.

16.3.2 Clock I/O control block and data I/O control block

The clock I/O control block and data I/O control block control the transmission or reception operation of serial interface 1 and select a shift clock.

The internal clock (master) or external clock (slave) operation is selected by the SIO1CK0 and 1 flags.

The SIO1HIZ flag selects whether the SO1 pin is used as a serial data output pin.

The flags that control the clock I/O control block and data I/O control block are allocated to the serial I/O1 mode selection register.

Figure 16-17 shows the configuration and function of the serial I/O1 mode selection register.

Table 16-7 shows the set status of each pin.

As shown in this table, flags that set the input or output mode of each pin must also be manipulated in addition to the control flags of the serial interface, in order to set each pin .

Name Flag symbol Address Read/write bз b2 b1 b0 SS SS 1DH R/W Serial I/O1 mode selection I I L ΞL 0 0 0 0 1 1 1 1 1 т н C C S KĖΚ Ζ 1 0 Selects shift clock of serial interface 1 0 0 External clock input 0 1 187.50 kHz 375.00 kHz 1 0 1 | 1 46.875 kHz Selects function of P0B1/SO1 pin 0 General-purpose I/O port 1 Serial data output pin Start or stops operation of serial communication 0 Stops (wait status) 1 Starts

Figure 16-17. Configuration of Serial I/O1 Mode Selection Register

set	Power-on reset	0	0	0	0
After reset	WDT&SP reset	0	0	0	0
Afte	CE reset	0	0	0	0
Clo	ock stop	0	0	0	0

16.3.3 Clock counter

The clock counter is a wrap-around counter that counts the rising edges of the clock.

Because this counter directly reads the status of the clock pin, whether the clock is an internal clock or external clock cannot be identified.

The contents of the clock counter cannot be directly read by software.

		Flag								Pin
Communication	S	Setting of	S	S	Clock Setting	Pin Name	P	Р	Р	Set Status of Pin
Mode	Ι	SIO1 Pin	I	Т	1		0	0	0	
	0		0	0	1		В	В	В	
	1	1 1 1	1	1	 		B	B	B	
	н	1	C	C	1					
	T Z		К 1	K 0	1		0	0	0 0	
3-wire	2	1 	0	-	External clock	SCK1/P0B2	0		0	Wait: General-purpose input port
serial I/O		1 1 1			1 1 1		 	 		Wait released: External clock input
		 	0	1	Internal clock		1	 		Wait: General-purpose output port
		 			• 		1	 		Wait released: General-purpose output port
		 	1	0			0	 		General-purpose input port
		 		1	 		1	 		Wait: High-level output
		 			 		1			Wait released: Internal clock output
	0	General-			 	SO1/P0B1	 	0		General-purpose input port
		purpose port						1		General-purpose output port
	1	Serial output			 			0		General-purpose input port
		 		 	 		 	1		Serial data output
		 			 	SI1/P0B0	 	1 	0	Serial data input
					' 		1	 	1	General-purpose output port


Table 16-7. Status of Each Pin Set by Control Flag


16.3.4 Presettable shift register 1

Presettable shift register 1 is an 8-bit shift register that writes serial out data and reads serial in data. This register writes or reads data via a data buffer.

It outputs the contents of the most significant bit (MSB) from the serial data I/O pin in synchronization with the falling edge of the shift clock (during transmission operation), and reads data to the least significant bit (LSB) in synchronization with the rising edge of the serial clock.

Figure 16-18 shows the configuration of presettable shift register 1.





Note Data may be destroyed if the PUT or GET instruction is executed during serial communication. For details, refer to **16.3.7 Cautions on setting and reading data**.

16.3.5 Wait control block

The wait control block keeps communication waiting or releases communication from the wait status.

Serial communication is started when communication is released from the wait status by using the SIO1TS flag of the serial I/O1 mode selection register.

Communication is set in the wait status eight clocks after the wait status has been released and communication has been started.

The communication status can be detected by using the SIO1TS flag. To do so, detect the status of the SIO1TS flag after setting this flag to 1.

If 0 is written to the SIO1TS flag when communication is released from the wait status, the wait status is set. This wait status is called forced wait status.


For the configuration of the serial I/O1 mode selection register, refer to Figure 16-17.

16.3.6 Operation of serial interface 1

(1) Timing chart

Figure 16-19 shows the timing chart.

Figure 16-19. Timing Chart of Serial Interface 1



- <1> Initial status (general-purpose input port)
- <2> Sets transmission status of master/releases wait status
- <3> Wait timing
- <4> Releases wait status again
- <5> Interrupt issuance timing

(2) Operation of clock counter

The value of the clock counter is incremented from the initial value 0 each time the rising of the clock pin has been detected.

The value of the clock counter returns to 0 after it has reached 8, and the clock counter continues counting. The clock counter is also reset in the following cases.

- After reset (power-on reset, WDT&SP reset, CE reset)
- On execution of clock stop instruction
- If 0 is written to SIO1TS flag

(3) Wait operation and cautions

When the wait status is released, serial data is output (during transmission operation) at the falling of the next clock, and the wait status is released at the eighth clock.

After eight clocks have been output, the shift clock pin is made high, and the operations of the clock counter and presettable shift register 1 are stopped.

The value of presettable shift register 1 cannot be read correctly if it is read while the wait status is released and while the shift clock pin is high.

Correct data cannot be written to presettable shift register 1 while the wait status is released and while the shift clock pin is low.

If the forced wait status is specified while the wait status is released, the forced wait status is set as soon as 0 has been written to the SIO1TS flag, and the clock counter is reset.

(4) Interrupt request issuance timing

An interrupt request is issued at the rising of the shift clock when the value of the clock counter is 8.

(5) Shift clock generation timing


(a) On releasing wait status from initial status

The initial status is the status when the P0B2/SCK1 pin is set in the output mode and the internal clock operation is selected.

In the wait status, a high level is output to the shift clock pin.

The wait status can be released and a clock can be selected at the same time.


Figure 16-20. Shift Clock Generation Timing of Serial Interface 1 (1/4)



(b) When wait operation is performed (normal operation)


<1> If wait status is set at the 8th clock (normal operation)

Figure 16-20. Shift Clock Generation Timing of Serial Interface 1 (2/4)



<2> If forced wait is set in wait status

Figure 16-20. Shift Clock Generation Timing of Serial Interface 1 (3/4)



<4> If wait status is released when it has been already released The clock output waveform is not affected. The clock counter is not reset.

16.3.7 Cautions on setting and reading data

Data is set to presettable shift register 1 by using the "PUT SIO1SFR, DBF" instruction.

To read the data of this register, the "GET DBF, SIO1SFR" instruction is used.

Set or read data of the register in the wait status. If the wait status is released, data may not be correctly set or read depending on the status of the shift clock pin.

The following table shows the data setting and reading timing, and points to be noted.

Table 16-8. Reading and Writing Data of Presettable Shift Register and Cautions

Status o	n Execution	Status of Shift	Serial I/O Mode
of Pl	JT/GET	Clock Pin	
Wait	Read (GET)	 External clock: 	Normal write
status	Write (PUT)	Floating	Normal write
		 Internal clock: 	Outputs contents of MSB when wait status is released next time and shift clock
		Output latch	pin falls (during transmission)
		(always high)	
			H Clock L
			Data 0 MSB PUT SIO1SFR, DBF Wait released
Wait	Read (GET)	High level	Cannot be read normally
released			Contents of SIO1SFR are lost
status		Low level	Normal write
	Write (PUT)	High level	Normal write
			Outputs contents of MSB at which PUT instruction has been executed.
			Clock counter is not reset
			Clock L Data 0 PUT SIO1SFR, DBF
		Low level	Cannot be read normally
			Contents of SIO1SFR are lost

16.3.8 Operation mode and operation of each part

Table 16-9 outlines the operations of the 3-wire serial I/O mode.

0	peration Mode	3-Wire Serial I/O Mode									
		Slave O	peration	Master C	Operation						
Item		(SIO1CK1 = 3	SIO1CK0 = 0)	(SIO1CK1 = SIO1CK0 = Other Than 0)							
Status of	P0B2/SCK1	During wait	Wait released	During wait	Wait released						
each pin		(SIO1TS = 0)	(SIO1TS = 1)	(SIO1TS = 0)	(SIO1TS = 1)						
		When P0BBIO2 = 0	When P0BBIO2 = 0	When P0BBIO2 = 0	When P0BBIO2 = 0						
		Floating	Floating	Floating	Floating						
		General-purpose	Waits for input of	General-purpose	General-purpose						
		input port	external clock	input port	input port						
		When P0BBIO2 = 1	When P0BBIO2 = 1	When P0BBIO2 = 1	When P0BBIO2 = 1						
		General-purpose	General-purpose	General-purpose	Outputs internal clock						
		output port	output port	output port							
		Outputs contents of	Outputs contents	Outputs high level							
		output latch	of output latch								
	P0B1/SO1	SIO1HIZ = 0	SIO1HIZ = 1	SIO1HIZ = 0	SIO1HIZ = 1						
		When P0BBIO1 = 0	When P0BBIO1 = 0	When P0BBIO1 = 0	When P0BBIO1 = 0						
		Floating	Floating	Floating	Floating						
		General-purpose	General-purpose	General-purpose	General-purpose						
		input port	input port	input port	input port						
		When P0BBIO1 = 1	When P0BBIO1 = 1	When P0BBIO1 = 1	When P0BBIO1 = 1						
		General-purpose	Outputs data	General-purpose	Outputs data						
		output port		output port							
		Outputs contents of		Outputs contents of							
		output latch		output latch							
	P0B0/SI1	When P0BBIO0 = 0									
		Floating									
		Waits for input of serial data									
		When P0BBIO0 = 1									
		General-purpose output port									
		Outputs contents of output latch									
Clock count	er	Incremented at rising of SCK1 pin									
Operation o	of Output	SIO1HIZ = 0									
presettable		Not output									
shift registe	r 1	SIO1HIZ = 1									
		Shifted from MSB ea	ch time SCK1 pin falls a	nd is output							
	Input	Shifted from LSB each	time SCK1 pin rises and	d is input.							
		SI1 pin outputs contents of output latch when P0BBIO0 = 1									

Table 16-9. Outline of Operation of Serial Interface 1

16.3.9 Status of serial interface 1 after reset

(1) After power-on reset

Each pin is set to the general-purpose input port mode. The contents of presettable shift register 1 are undefined.

(2) After WDT&SP reset

Each pin is set to the general-purpose input port mode. The contents of presettable shift register 1 are undefined.

(3) On execution of clock stop instruction

Each pin is set to the general-purpose I/O port mode and remains in the previous input or output mode. The contents of presettable shift register 1 are undefined.

(4) After CE reset

Each pin is set to the general-purpose I/O port mode and remains in the previous input or output mode. The contents of presettable shift register 1 are undefined.

(5) In halt status

Each pin retains its set status.

Output of the internal clock is stopped in the status where the HALT instruction is executed. When an external clock is used, the operation continues even if the HALT instruction is executed. Presettable shift register 1 retains the previous contents.

17. PLL FREQUENCY SYNTHESIZER


The PLL (Phase Locked Loop) frequency synthesizer is used to lock a frequency in the MF (Medium Frequency), HF (High Frequency), and VHF (Very High Frequency) band to a constant frequency by means of phase differential comparison.

17.1 Outline of PLL Frequency Synthesizer

Figure 17-1 outlines the PLL frequency synthesizer. A PLL frequency synthesizer can be configured by connecting an external lowpass filter (LPF) and voltage controlled oscillator (VCO).

The PLL frequency synthesizer divides a signal input from the VCOH or VCOL pin by using a programmable divider and outputs a phase difference between this signal and a reference frequency from the EO0 and EO1 pins.

The PLL frequency synthesizer operates only while the CE pin is high. It is disabled when the CE pin is low. For details of the disabled status of the PLL frequency synthesizer, refer to **17.5 PLL Disabled Status**.





Note External circuit

- **Remarks 1.** PLLMD1 and PLLMD0 (bits 1 and 0 of PLL mode selection register: refer to **Figure 17-3**) selects a division mode of the PLL frequency synthesizer.
 - 2. PLLSCNF (bit 3 of PLL mode selection register: refer to Figure 17-3) selects the least significant bit of the swallow counter.
 - PLLRFCK3 to PLLRFCK0 (bits 3 to 0 of PLL reference frequency selection register: refer to Figure 17-6) selects a reference frequency fr of the PLL frequency synthesizer.
 - 4. PLLUL (bit 0 of PLL unlock FF register: refer to Figure 17-9) detects the PLL unlock FF status.

17.2 Input Selection Block and Programmable Divider

17.2.1 Configuration and function of input selection block and programmable divider

Figure 17-2 shows the configuration of the input selection block and programmable divider.

The input selection block selects an input pin and division mode of the PLL frequency synthesizer.

The VCOH or VCOL pin can be selected as the input pin.

The voltage on the selected pin is at the intermediate level (approx. $1/2 V_{DD}$). The pin not selected is internally pulled down.

Because these pins are connected to an internal AC amplifier, cut the DC component of the input signal by connecting a capacitor in series to the pin.

Direct division mode and pulse swallow mode can be selected as division modes.


The programmable divider divides the frequency of the input signal according to the value set to the swallow counter and programmable counter.

The pin and division mode to be used are selected by the PLL mode selection register.

Figure 17-3 shows the configuration of the PLL mode selection register.

The value of the programmable divider is set by using the PLL data register via a data buffer.







Name	Flag sy		lag symbol		Address	Read/write	
	b₃	b2	b1	bo			
PLL mode selection	Ρ	0	Р	P	10H	R/W	
	L	1	L	L			
	L		L	L			
	s		М	М			
	С	 	D	D			
	Ν		1	0			
	F			1 1 1			
		0	0	Disables VCO Direct division Pulse swallow	elects division m L and VCOH pin (VCOL pin, MF (VCOH pin, VH (VCOL pin, HF	mode) F mode)	
Selects least significant bit of swallow 0 1 Sets least significant bit to 1							ignificant bit of swallow counter
	1	-	0			-	

Figure 17-3. Configuration of PLL Mode Selection Register

iet	Power-on reset	U	0	0	0
er reset	WDT&SP reset	U		0	0
After	CE reset	R		0	0
Clo	ock stop	R		0	0

U: Undefined R: Retained

17.2.2 Outline of each division mode

(1) Direct division mode (MF)

In this mode, the VCOL pin is used. The VCOH pin is pulled down. In this mode, only the programmable counter is used for frequency division.

(2) Pulse swallow mode (HF)

In this mode, the VCOL pin is used. The VCOH pin is pulled down. In this mode, the swallow counter and programmable counter are used for frequency division.

(3) Pulse swallow mode (VHF)

In this mode, the VCOH pin is used. The VCOL pin is pulled down. In this mode, the swallow counter and programmable counter are used for frequency division.

(4) VCOL and VCOH pin disabled

In this mode, only the VCOL and VCOH pins are internally pulled down, but the other blocks operate.

17.2.3 Programmable divider and PLL data register

The programmable divider consists of a 5-bit swallow counter and a 12-bit programmable counter. Each counter is a 17-bit binary down counter.

The programmable counter is allocated to the higher 12 bits of the PLL data register, and the swallow counter is allocated to the lower 4 bits. Data are set to these counters via data buffer.

The least significant bit of the swallow counter sets data to the PLLSCNF flag of the control register.

The value by which the input signal frequency is to be divided is called "N value".

For how to set a division value (N value) in each division mode, refer to 17.6 Using PLL Frequency Synthesizer.

(1) PLL data register and data buffer

Figure 17-4 shows the relationships between the PLL data register and data buffer.

In the direct division mode, the higher 12 bits of the PLL data register are valid, and all 17 bits of the register are valid in the pulse swallow mode.

In the direct division mode, all 12 bits are used as a programmable counter.

In the pulse swallow mode, the higher 12 bits are used as a programmable counter, and the lower 5 bits are used as a swallow counter.

(2) Relationship between division value N of programmable divider and divided output frequency

The relationship between the value "N" set to the PLL data register and the signal frequency "fN" divided and output by the programmable divider is as shown below.

For details, refer to 17.6 Using PLL Frequency Synthesizer.

(a) Direct division mode (MF)

$$f_{\rm IN} = \frac{f_{\rm IN}}{N}$$
 N: 12 bits

(b) Pulse swallow mode (HF, VHF)

$$f_{IN} = \frac{f_{IN}}{N}$$
 N: 17 bits




Figure 17-4. Setting Division Value (N Value) of PLL Frequency Synthesizer

Note The value of PLLSCNF flag is transferred when a write (PUT) instruction is executed to the PLL data register (PLLR). Therefore, data must be set to the PLLSCNF flag before executing the write instruction to the PLL data register.

17.3 Reference Frequency Generator

Figure 17-5 shows the configuration of the reference frequency generator.


The reference frequency generator generates the reference frequency "fr" of the PLL frequency synthesizer by dividing the 4.5 MHz output of a crystal oscillator.

Thirteen frequencies can be selected as reference frequency fr: 1, 1.25, 2.5, 3, 5, 6.25, 9, 10, 12.5, 18, 20, 25, and 50 kHz.

The reference frequency fr is selected by the PLL reference frequency selection register.

Figure 17-6 shows the configuration and function of the PLL reference frequency selection register.





b2 P L R	bı P L L	b₀ P L L	11H	R/W
L	L	L	11H	R/W
L	L	L		
R	R			
		חן		
F	F	F		
С	С	с		
к	к	к		
2	1	0		
	к	кк	к к к	к к к

Figure 17-6. Configuration of PLL Reference Frequency Selection Register

			-	Sets reference frequency f_r of PLL frequency synthesizer
0	0	0	0	1.25 kHz
0	0	0	1	2.5 kHz
0	0	1	0	5 kHz
0	0	1	1	10 kHz
0	1	0	0	6.25 kHz
0	1	0	1	12.5 kHz
0	1	1	0	25 kHz
0	1	1	1	50 kHz
1	0	0	0	3 kHz
1	0	0	1	9 kHz
1	0	1	0	18 kHz
1	0	1	1	Setting prohibited
1	1	0	0	1 kHz
1	1	0	1	20 kHz
1	1	1	0	Setting prohibited
1	1	1	1	PLL disabled

reset	Power-on reset	1	1	1	1
	WDT&SP reset	1	1	1	1
After	CE reset	1	1	1	1
Clo	ock stop	1	1	1	1

Remark When the PLL frequency synthesizer is disabled by the PLL reference frequency selection register, the VCOH and VCOL pins are internally pulled down. The EO1 and EO0 pins are floated.

17.4 Phase Comparator (*\phi*-DET), Charge Pump, and Unlock FF

17.4.1 Configuration of phase comparator, charge pump, and unlock FF


Figure 17-7 shows the configuration of the phase comparator, charge pump, and unlock FF.

The phase comparator compares the phase of the divided frequency "fn" output by the programmable divider with the phase of the reference frequency "fr" output by the reference frequency generator, and outputs an up (\overline{UP}) or down (\overline{DW}) request signal.

The charge pump outputs the output of the phase comparator from an error out pin (EO1 and EO0 pins). The unlock FF detects the unlock status of the PLL frequency synthesizer.

17.4.2 through 17.4.4 describe the operations of the phase comparator, charge pump, and unlock FF.

Figure 17-7. Configuration of Phase Comparator, Charge Pump, and Unlock FF



17.4.2 Function of phase comparator

As shown in Figure 17-7, the phase comparator compares the phases of the divided frequency "f_N" output by the programmable divider and the reference frequency "fr", and outputs an up or down request signal.


If the divided frequency f_N is lower than reference frequency fr, the up request signal is output. If f_N is higher than fr, the down request signal is output.

Figure 17-8 shows the relationship between reference frequency fr, divided frequency f_N , up request signal, and down request signal.

When the PLL frequency synthesizer is disabled, neither the up request nor the down request signal is output. The up and down request signals are input to the charge pump and unlock FF, respectively.

Figure 17-8. Relationship between fr, f_N , \overline{UP} , and \overline{DW}

(a) If f_N lags behind fr



17.4.3 Charge pump

As shown in Figure 17-7, the charge pump outputs the up request and down request signals output by the phase comparator, from the error out pins (EO1 and EO0 pins).

Therefore, the relationship between the output of the error out pins, divided frequency f_N and reference frequency fr is as follows.

Where reference frequency fr > divided frequency fN: Low-level output Where reference frequency fr < divided frequency fN: High-level output Where reference frequency fr = divided frequency fN: Floating

17.4.4 Unlock FF

As shown in Figure 17-7, the unlock FF detects the unlock status of the PLL frequency synthesizer from the up request and down request signals of the phase comparator.

Because either the up request or down request signal is low in the unlock status, the unlock status is detected by this low-level signal.

In the unlock status, the unlock FF is set to 1.

The unlock FF is set in the cycle of the reference frequency fr selected at that time. When the contents of the PLL unlock FF register are read (by the PEEK instruction), the unlock FF is reset (Read & Reset).

Therefore, the unlock FF must be detected in a cycle longer than cycle 1/fr of the reference frequency fr.

The status of the unlock FF is detected by the PLL unlock FF register. Figure 17-9 shows the configuration of the PLL unlock FF register.

Because this register is a read-only register, its contents can be read to the window register by the PEEK instruction. Because the unlock FF is set in a cycle of the reference frequency fr, the contents of the PLL unlock FF register are read to the window register in a cycle longer than cycle 1/fr of the reference frequency.

The delay time of the up and down request signals of the phase comparator are fixed to 0.8 to 1.0 μ s.

Name			Flag symbol			Address	Read/write			
		bз	b2	bı	bo					
PL	L unlock FF	0	0	0	Р	12H	R & Reset			
				 	L					
					L					
				 	U					
				 	L					
					-	Detects status of unlock FF				
					0	Unlock FF = 0: PLL locked status				
					1	Unlock FF = 1: PLL unlocked status				
						Fixed to 0				
set	Power-on reset	0	0	0	U					
After reset	WDT&SP reset				U					
Aft	CE reset				R					
Clo	ock stop	•	•		R					

Figure 17-9. Configuration of PLL Unlock FF Register

U: Undefined

R: Retained

17.5 PLL Disabled Status

The PLL frequency synthesizer stops (is disabled) while the CE pin is low.

Likewise, it also stops when PLL disabled status is selected by the PLL reference frequency register (RF address 11H).

Table 17-1 shows the operation of each block in the PLL disabled status.

When the VCOL and VCOH pins are disabled by the PLL mode selection register, only the VCOL and VCOH pins are internally pulled down, and the other blocks operate.

Because the PLL frequency selection register and PLL mode selection register are not initialized after CE reset (hold the previous status), these registers return to the previous status when the CE pin has gone low, the PLL frequency synthesizer has been disabled, and then CE pin has gone high.

To disable the PLL frequency synthesizer after CE reset, initialize these registers in software.

After power-on reset, the PLL frequency synthesizer is disabled.

Table 17-1. Operation of Each Block Under Each PLL Disable Condition

Condition	CE Pin = Low Level	CE Pin = High Level				
Block	(PLL Disabled)	PLL Reference Frequency Selection Register = 1111B (PLL Disabled)	PLL Mode Selection Register = 0000B (VCOH and VCOL Disabled)			
VCOL, VCOH pins	Internally pulled down	Internally pulled down	Internally pulled down			
Programmable divider	Division stopped	Division stopped	Operates			
Reference frequency generator	Output stopped	Output stopped	Operates			
Phase comparator	Output stopped	Output stopped	Operates			
Charge pump	Error out pins are floated	Error out pins are floated	Operates. However, usually outputs low level because no signal is input			

17.6 Using PLL Frequency Synthesizer

To control the PLL frequency synthesizer, the following data is necessary.

- (1) Division mode: Direct division (MF), pulse swallow (HF, VHF)
- (2) Pins used: VCOL and VCOH pins
- (3) Reference frequency: fr
- (4) Division value: N

17.6.1 through 17.6.3 below describe how to set PLL data in each division mode (MF, HF, and VHF).

17.6.1 Direct division mode (MF)

(1) Selecting division mode

Select the direct division mode by using the PLL mode selection register.

(2) Pins used

The VCOL pin is enabled to operate when the direct division mode is selected.

(3) Selecting reference frequency fr

Select the reference frequency by using the PLL reference frequency selection register.

(4) Calculation of division value N

Calculate N as follows.

$$N = \frac{f_{VCOL}}{fr}$$

fvcoL: Input frequency of VCOL pin

fr: Reference frequency

(5) Example of setting PLL data


How to set data to receive broadcasting in the following MW band is described below.

Reception frequency:1422 kHz (MW band)Reference frequency:9 kHzIntermediate frequency:+450 kHz

Division value N is calculated as follows.

$$N = \frac{f_{VCOL}}{fr} = \frac{1422 + 450}{9} = 208 \text{ (decimal)}$$
$$= 0D0H \text{ (hexadecimal)}$$

Set data to the PLL data register, PLL mode selection register, and PLL reference frequency selection register as follows.



Note 1	se	_ mod lection gister	n		LL ref frequ ectior	ency	
Note 2	0	0	1	1	1	0	1
		MF			9 k	Hz	

Notes 1. PLLSCNF flag

2. Don't care

17.6.2 Pulse swallow mode (HF)

(1) Selecting division mode

Select the pulse swallow mode by using the PLL mode selection register.

(2) Pins used

The VCOL pin is enabled to operate when the pulse swallow mode is selected.

(3) Selecting reference frequency fr

Select the reference frequency by using the PLL reference frequency selection register.

(4) Calculation of division value N

Calculate N as follows.

$$N = \frac{f_{VCOL}}{fr}$$

fvcoL: Input frequency of VCOL pin

fr: Reference frequency

(5) Example of setting PLL data

How to set data to receive broadcasting in the following SW band is described below.

- Reception frequency: 25.50 MHz (SW band)
- Reference frequency: 5 kHz


Intermediate frequency: +450 kHz

Division value N is calculated as follows.

 $N = \frac{f_{VCOL}}{fr} = \frac{25500 + 450}{5} = 5190 \text{ (decimal)}$ = 1446 H (hexadecimal)

Set data to the PLL data register, PLL mode selection register, and PLL reference frequency selection register as follows.

Caution The division value N is 17 bits long when the pulse swallow mode is selected, and the least significant bit of the swallow counter is bit 3 of the PLL mode selection register (PLLSCNF). To set 1446H as the division value N, the value to be actually set to the PLL data register is 0A23H.



Note PLLSCNF flag

17.6.3 Pulse swallow mode (VHF)

(1) Selecting division mode

Select the pulse swallow mode by using the PLL mode selection register.

(2) Pins used

The VCOH pin is enabled to operate when the pulse swallow mode is selected.

(3) Selecting reference frequency fr

Select the reference frequency by using the PLL reference frequency selection register.

(4) Calculation of division value N

Calculate N as follows.

 $N = \frac{f_{VCOH}}{fr}$

fvcoн: Input frequency of VCOH pin

fr: Reference frequency

(5) Example of setting PLL data

How to set data to receive broadcasting in the following FM band is described below.

Reception frequency: 98.15 MHz (FM band)

Reference frequency: 50 kHz


Intermediate frequency: +10.7 MHz

Division value N is calculated as follows.

 $N = \frac{f_{VCOH}}{fr} = \frac{98.15 + 10.7}{0.050} = 2177 \text{ (decimal)} = 0881H \text{ (hexadecimal)}$

Set data to the PLL data register, PLL mode selection register, and PLL reference frequency selection register as follows.

Caution The division value N is 17 bits long when the pulse swallow mode is selected, and the least significant bit of the swallow counter is bit 3 of the PLL mode selection register (PLLSCNF). To set 0881H as the division value N, the value to be actually set to the PLL data register is 0440H.



Note PLLSCNF flag

Note that data must be set to the PLLSCNF flag before a write (PUT) instruction is executed to the PLL data register (PLLR).

Example

SET1	PLLSCNF
MOV	DBF0, #0
MOV	DBF1, #4
MOV	DBF2, #4
PUT	PLLR, DBF

17.7 Status After Reset

17.7.1 After power-on reset

The PLL frequency synthesizer is disabled because the PLL reference frequency selection register is initialized to 1111B.

17.7.2 After WDT&SP reset

The PLL frequency synthesizer is disabled because the PLL reference frequency selection register is initialized to 1111B.

17.7.3 On execution of clock stop instruction

The PLL frequency synthesizer is disabled because the PLL reference frequency selection register is initialized to 1111B.

17.7.4 After CE reset

The PLL frequency synthesizer is disabled because the PLL reference frequency selection register is initialized to 1111B.

17.7.5 In halt status

The set status is retained if the CE pin is high.

18. FREQUENCY COUNTER

18.1 Outline of Frequency Counter

Figure 18-1 outlines the frequency counter.

The frequency counter has an IF counter function to count the intermediate frequency (IF) of an external input signal and an external gate counter (FCG: Frequency Counter for external Gate signal) to detect the pulse width of an external input signal.

The IF counter function counts the frequency input to the P1C0/FMIFC or P1C1/AMIFC pin at fixed intervals (1 ms, 4 ms, 8 ms, or open) by using a 16-bit counter.

The external gate counter function counts the frequency of the internal clock (1 kHz, 100 kHz, 900 kHz) from the rising to the falling of the signal input to the P2A1/FCG1 or P2A0/FCG0 pin.

The IF counter and external gate counter functions cannot be used at the same time.




Figure 18-1. Outline of Frequency Counter

- **Remarks 1.** FCGCH1 and FCGCH0 (bits 1 and 0 of FCG channel selection register: refer to **Figure 18-4**) select the pin used for the external gate counter function.
 - 2. IFCMD1 and IFCMD0 (bits 3 and 2 of IF counter mode selection register: refer to Figure 18-3) select the IF counter or external gate counter function.
 - **3.** IFCCK1 and IFCCK0 (bits 1 and 0 of IF counter mode selection register: refer to **Figure 18-3**) select the gate time of the IF counter function and the reference frequency of the external gate counter function.
 - 4. IFCSTRT (bit 1 of IF counter control register: refer to **Figure 18-6**) controls starting of the IF counter and external gate counter functions.
 - 5. IFCGOSTT (bit 0 of IF counter gate status detection register: refer to **Figure 18-7**) detects opening/ closing the gate of the IF counter function.
 - 6. IFCRES (bit 0 of IF counter control register: refer to Figure 18-6) resets the count value of the IF counter.

18.2 I/O Selection Block and Gate Time Control Block

Figure 18-2 shows the configuration of the I/O selection block and gate time control block.

The I/O selection block consists of an IF counter input selection block and FCG I/O selection block.

The IF counter input selection block selects whether the frequency counter is used as an IF counter or an external gate counter, by using the IF counter mode register. When the frequency counter is used as the IF counter, either the P1C0/FMIFC or P1C1/AMIFC pin and a count mode are selected. The pin not used for the IF counter is used as a general-purpose input port pin.

The FCG I/O selection block selects the P2A1/FCG1 or P2A0/FCG0 pin by using the FCG channel selection register, when the frequency counter is used as the external gate counter. The pin not used is used as a general-purpose I/O port pin.

When using the frequency counter as the external gate counter, the pin to be used must be set in the input mode by using the port 2A bit I/O selection register. This is because the pin is set in the general-purpose output port mode if it is set in the output mode even if the external gate counter function is selected by the IF counter mode selection register and FCG channel selection register.

The gate time control block selects gate time by using the IF counter mode selection register when the frequency counter is used as the IF counter, or a count frequency when the frequency counter is used as the external gate counter.

Figure 18-3 shows the configuration of the IF counter mode selection register.

Figure 18-4 shows the configuration of the FCG channel selection register.




Figure 18-2. Configuration of I/O Selection Block and Gate Time Control Block

Figure 18-3. Configuration of IF Counter Mode Selection Register

Name F			ymb	ol	Address	Read/write	
	bз	b2	bı	bo			
IF counter mode selection	I	I	1		22H	R/W	
	F	F	F	F			
	С	с	с	с			
	м	м	с	с			
	D	D	к	к			
	1	0	1	0			
				-	Selects gate tir	me of IF counter a	nd reference frequency of external gate counter
					Gate tim	e of IF counter	Reference frequency of external gate counter
			0	0	1 ms		1 kHz
			0	1	4 ms		100 kHz
			1	0	8 ms		900 kHz
			1	1	Open		Setting prohibited
					Se	lects function of I	F counter or external gate counter
	0	0			External gate	counter (FCG)	
	0	1	-1		IF counter (AM	IIFC pin, AMIF co	punt mode)
	1	0	- 		IF counter (FN	IIFC pin, FMIF co	unt mode, 1/2 division)
	1	1	- - - -		IF counter (FN	IIFC pin, AMIF co	ount mode)
			-				
₩ Power-on reset	0	0	0	0			

reset	Power-on reset	0	0	0	0
After re	WDT&SP reset	0	0	0	0
Aft	CE reset	0	0	0	0
Clo	ock stop	0	0	0	0

Caution The IF counter and external gate counter functions cannot be used at the same time.

Name	FI	ag s	ymb	ol	Address	Read/write
	bз	b2	b1	bo		
FCG channel selection	0	0	F	F	20H	R/W
		1	с	с		
			G	G		
		1 1 1	С	с		
		1	н	н		
		- - - -	1	0		
				-		Sele
			0	0	FCG not used	(general-purpos
			0	1	P2A0/FCG0 p	n
			1	0	P2A1/FCG1 p	n
			1	1	Setting prohibi	ted
				-	Fixed to 0	

Figure 18-4. Configuration of FCG Channel Selection Register

iet	Power-on reset	C)	C)	0	0
er reset	WDT&SP reset					0	0
After	CE reset				1	0	0
Clo	ock stop	,			,	0	0

18.3 Start/Stop Control Block and IF Counter

18.3.1 Configuration of start/stop control block and IF counter

Figure 18-5 shows the configuration of the start/stop control block and IF counter.

The start/stop control block starts the frequency counter or detects the end of counting.

The counter is started by the IF counter control register.

The end of counting is detected by the IF counter gate status detection register. When the external gate counter function is used, however, the end of counting cannot be detected by the IF counter gate status detection register.

Figure 18-6 shows the configuration of the IF counter control register.

Figure 18-7 shows the configuration of the IF counter gate status detection register.

18.3.2 and **18.3.3** describe the gate operation when the IF counter function is selected and that when the external gate counter function is selected.

The IF counter is a 16-bit binary counter that counts up the input frequency when the IF counter function or external gate counter function is selected.

When the IF counter function is selected, the frequency input to a selected pin is counted while the gate is opened by an internal gate signal. The frequency count is counted without alteration in the AMIF count mode. In the FMIF counter mode, however, the frequency input to the pin is halved and counted.

When the external gate counter function is selected, the internal frequency is counted while the gate is opened by the signal input to the pin.


When the IF counter counts up to FFFFH, it remains at FFFFH until reset.

The count value is read by the IF counter data register (IFC) via data buffer.

The count value is reset by the IF counter control register.

Figure 18-8 shows the configuration of the IF counter data register.

Figure 18-5. Configuration of Start/Stop Control Block and IF Counter



Name	F	Flag symbol		ool	Address	Read/write	
	bз	b2	b1	bo			
IF counter control	0	0	I	1	23H	W	
			F	F			
			с	с			
			s	R			
			т	E			
		- - - -	R	s			
			т				
				-	R	esets data of IF	counter and external gate counter
				0	Nothing is affe	cted	
				1	Resets counte	r	
			L			Start IF cour	iter and external gate counter
			0	-	Nothing is affe	cted	
			1	-	Resets counte	r	
				-			
				-	Fixed to 0		
ਰ Power-on reset	0	0	0	0			

Figure 18-6. Configuration of IF Counter Control Register

reset	Power-on reset	0	0	0	0
After re	WDT&SP reset			0	0
Aft	CE reset			0	0
Clo	ock stop	•		0	0

Figure 18-7. Configuration of IF Counter Gate Status Detection Register

Name	Flag symbol		Address	Read/write				
	b₃	b2	b1	bo				
IF counter gate status detection	0	0	0		21H	R		
			 	F				
		1	 	С				
		1	 	G				
				0				
			 	S				
			1	Т				
				Т				
	L							
				-	De	etects opening/clo	osing of	f gate of frequency counter
					When IF coun	ter function is sele	ected	When external gate counter function is selected
				0	Sets IFCSTRT	flag to 1 and is se	et to	Sets IFCSTRT flag to 1 and is set to
					1 until gate is c	losed		1 while gate is open, regardless of
				- 1				input of P2A0/FCG0 and P2A1/FCG1
								pins
				-	Fixed to 0			

reset	Power-on reset	0	0	0	0
er res	WDT&SP reset				0
After	CE reset				0
Clo	ock stop				0

- Cautions 1. Do not read the contents of the IF counter data register (IFC) to the data buffer while the IFCGOSTT flag is set to 1.
 - 2. The gate of the external gate counter cannot be opened or closed by the IFCGOSTT flag. Use the IFCSTRT flag to open or close the gate.

18.3.2 Operation of gate when IF counter function is selected


(1) When gate time of 1, 4, or 8 ms is selected

The gate is opened for 1, 4, or 8 ms from the rising of the internal 1 kHz signal after the IFCSTRT flag has been set to 1, as illustrated below.

While this gate is open, the frequency input from a selected pin is counted by a 16-bit counter.

When the gate is closed, the IFCG flag is cleared to 0.

The IFCGOSTT flag is automatically set to 1 when the IFCSTRT flag is set.




(2) When gate is open

If opening of the gate is selected by the IFCCK1 and IFCCK0 flags, the gate is opened as soon as its opening has been selected, as illustrated below.

If the counter is started by using the IFCSTRT flag while the gate is open, the gate is closed after undefined time.


To open the gate, therefore, do not set the IFCSTRT flag to 1.

However, the counter can be reset by the IFCRES flag.




The gate is opened or closed in the following two ways when opening the gate is selected as the gate time.

(a) Resetting gate to other than open by using IFCCK1 and IFCCK0 flags



(b) Unselect pin used by using IFCMD1 and IFCMD0 flags

In this way, the gate remains open, and counting is stopped by disabling input from the pin.




18.3.3 Gate operation when external gate counter function is selected

The gate is opened from the rising of the signal input to a selected pin to its next rising after the IFCSTRT flag has been set to 1, as illustrated below.


While the gate is open, the internal frequency (1 kHz, 100 kHz, 900 kHz) is counted by a 16-bit counter.

The IFCGOSTT flag is set to 1 from the rising of the external signal to its next rising after the IFCSTRT flag has been set.

In other words, the opening or closing of the gate cannot be detected by the IFCG flag when the external gate counter function is selected.



If reset and started while gate is open



18.3.4 Function and operation of 16-bit counter

The 16-bit counter counts up the frequency input within selected gate time.

The 16-bit counter can be reset by writing 1 to the IFCRES flag of the IF counter control register.

Once the 16-bit counter has counted up to FFFFH, it remains at FFFFH until it is reset.

The following paragraphs (1) and (2) describe the operations when the IF counter function is selected and when the external gate counter function is selected.

The value of the IF counter data register is read via data buffer.

Figure 18-8 shows the configuration and function of the IF counter data register.

(1) When IF counter is selected

The frequency input to the P1C0/FMIFC or P1C1/AMIFC pin is counted while the gate is open. Note, however, that the frequency input to the P1C0/FMIFC is divided by two and counted.

The relationship between count value "x (decimal)" and input frequencies (frmirc and famirc) is shown below.

• FMIFC

fFMIFC =
$$\frac{x}{t_{GATE}} \times 2$$
 (kHz) t_GATE: Gate time (1 ms, 4 ms, 8 ms)

AMIFC

$$f_{AMIFC} = \frac{x}{t_{GATE}}$$
 (kHz) t_{GATE: Gate time (1 ms, 4 ms, 8 ms)

(2) When external gate counter (FCG) is selected

The internal frequency is counted while the gate is opened by the signal input to the P2A1/FCG1 or P2A0/ FCG0 pin.

The relationship between the count value "x (decimal)" and the gate width tGATE of the input signal is shown below.

$$t_{GATE} = \frac{x}{fr}$$
 (ms) fr: Internal frequency (1, 100, 900 kHz)




Figure 18-8. Configuration of IF Counter Data Register

Once the IF counter data register has counted up to FFFFH, it remains at FFFFH until the counter is reset.

18.4 Using IF Counter

The following sections 18.4.1 through 18.4.3 describe how to use the hardware of the IF counter, give a program example, and describe count errors, respectively.

18.4.1 Using hardware of IF counter


Figure 18-9 shows the block diagram when the P1C0/FMIFC and P1C1/AMIFC pins are used.

As shown in the figure, because the IF counter uses an input pin with an AC amplifier, the DC component of the input signal must be cut with a capacitor.

When the P1C0/FMIFC or P1C1/AMIFC pin is selected for the IF counter function, switch SW turns on, and the voltage level on each pin reaches about 1/2VDD.

If the voltage has not risen to a sufficient intermediate level at this time, the IF counter does not operate normally because the AC amplifier is not in the normal operating range.

Therefore, make sure that a sufficient wait time elapses after each pin has been specified to be used for the IF counter until counting is started.





18.4.2 Program example of IF counter

A program example of the IF counter is shown below.

As shown in this example, make sure that a wait time elapses after an instruction that selects the P1C0/FMIFC or P1C1/AMIFC pin for the IF counter function has been executed until counting is started.

This is because, as described in **18.4.1**, the internal AC amplifier does not operate normally immediately after a pin has been selected for the IF counter.

Example To count the frequency input to the P1C0/FMIFC pin (FMIF count mode) (gate time: 8 ms)

INITFLG IFCMD1, NOT IFCMD0, IFCCK1, NOT IFCCK0

			; Selects FMIFC pin (FMIF count mode), and sets gate time to 8 \ensuremath{ms}
	Wait		; Internal AC amplifier stabilization time
	SET1	IFCRES	; Resets counter
	SET1	IFCSTRT	; Starts counting
LOO	> :		
	SKT1	IFCG0STT	; Detects opening or closing of gate
	BR	READ	; Branches to READ: if gate is closed
	Proce	ssing A	
	BR	LOOP	; Do not read data of IF counter with this processing A
READ	D:		
	GET	DBF, IFC	; Reads value of IF counter data register to data buffer

18.4.3 Error of IF counter

The errors of the IF counter include a gate time error and a count error. The following paragraphs (1) and (2) describe each of these errors.

(1) Gate time error

The gate time of the IF counter is created by dividing the 4.5 MHz clock. Therefore, if the system clock is shifted from 4.5 MHz by "+x" ppm, the gate time is shifted by "-x" ppm.

(2) Count error

The IF counter counts frequency by the rising edge of the input signal. If a high level is input to the pin when the gate is open, therefore, one excess pulse is counted. If the gate is closed, however, a count error due to the status of the pin does not occur. Therefore, the count error is "+1, -0".

18.5 Using External Gate Counter

18.5.1 Program example of external gate counter

A program example of the external gate counter is shown below.

Example To use the P2A0/FCG0 pin as external gate input pin

	INITFLG NOT IFCMD1, NOT IFCMD0, IFCCK1, NOT IFCCK0							
			; Selects external gate counter function and sets gate time to 8 ms					
	INITFLG	NOT FCGCH1, FCGCH0	; Selects FCG0 pin as external gate input pin					
	SET1	IFCRES	; Resets counter					
	SET1	IFCSTRT	; Starts counting					
LOOI	P:							
	SKF1	IFCGOSTT	; Detects opening or closing of gate					
	BR	READ	; Branches to READ: if gate is closed					
	Process	sing A	; Do not read data of IF counter with this processing A					
REA	BR D:	LOOP						
	GET	DBF, IFC	; Reads value of IF counter data register to data buffer					

18.5.2 Error of external gate counter

The errors of the external gate counter include an internal frequency error and a count error. The following paragraphs (1) and (2) describe each of these errors.

(1) Internal frequency error

The internal frequency of the external gate counter is created by dividing the 4.5 MHz clock. Therefore, if the system clock is shifted from 4.5 MHz by "+x" ppm, the gate time is shifted by "-x" ppm.

(2) Count error

The external gate counter counts the frequency by the rising edge of the internal frequency.

If the internal frequency is low when the gate is opened (when the signal input to the pin rises), one excess pulse is counted.

If the gate is closed (when the signal rises next time), the excess pulse is not counted due to the count level of the internal frequency.

Therefore, the count error is "+1, -0".

18.6 Status After Reset

18.6.1 After power-on reset

The P1C0/FMIFC, P1C1/AMIFC, P2A0/FCG0, and P2A1/FCG1 pins are set to the general-purpose input port mode.

18.6.2 After WDT&SP reset

The P1C0/FMIFC, P1C1/AMIFC, P2A0/FCG0, and P2A1/FCG1 pins are set to the general-purpose input port mode.

18.6.3 On execution of clock stop instruction

The P1C0/FMIFC and P1C1/AMIFC pins are set to the general-purpose input port mode.

The P2A0/FCG0 and P2A1/FCG1 pins are set to the general-purpose I/O port mode, and retain the previous input or output status.

18.6.4 After CE reset

The P1C0/FMIFC and P1C1/AMIFC pins are set to the general-purpose input port mode.

The P2A0/FCG0 and P2A1/FCG1 pins are set to the general-purpose I/O port mode, and retain the previous input or output status.

18.6.5 In halt status

The P1C0/FMIFC, P1C1/AMIFC, P2A0/FCG0, and P2A1/FCG1 pins retain the status immediately before the halt mode is set.

19. BEEP

19.1 Outline of BEEP

Figure 19-1 outlines BEEP.

BEEP outputs a clock of 1, 3, 4, or 6.7 kHz from the P1D0/BEEP0 pin, and a clock of 4 kHz, 3 kHz, 200 Hz, or 67 Hz from the P1D1/BEEP1 pin.

The duty factor of the BEEP output is 50%.




Figure 19-1. Outline of BEEP

- **Remarks 1.** BEEP0CK1 and BEEP0CK0 (bits 1 and 0 of BEEP clock selection register: refer to **Figure 19-4**) select the output frequency of BEEP0.
 - 2. BEEP1CK1 and BEEP1CK0 (bits 3 and 2 of BEEP clock selection register: refer to Figure 19-4) select the output frequency of BEEP1.
 - **3.** BEEP1SEL and BEEP0SEL (bits 1 and 0 of BEEP/general-purpose port pin function selection register: refer to **Figure 19-3**) select general-purpose I/O port and BEEP.
 - 4. P1DBIO1 and P1DBIO0 (bits 1 and 0 of port 1D bit I/O selection register: refer to Figure 19-2) select the input or output mode of the port.

19.2 I/O Selection Block and Output Selection Block

The I/O selection block selects the input or output mode of the P1D0/BEEP0 and P1D1/BEEP1 pins by using the port 1D bit I/O selection register. Set the pin to be used as a BEEP pin in the output mode.

The output selection block sets the P1D0/BEEP0 and P1D1/BEEP1 pins to the general-purpose output port mode or BEEP output mode by using the BEEP/general-purpose port pin function selection register.

Figure 19-2 shows the configuration of the port 1D bit I/O selection register.

Figure 19-3 shows the configuration of the BEEP/general-purpose port pin function selection register.

Figure 19-2. Configuration of Port 1D Bit I/O Selection Register

Name	FI	Flag symbol			Address	Read/write
	bз	b2	b1	bo		
Port 1D bit I/O selection	Ρ	Р	Р	Ρ	(BANK15)	R/W
	1	1	1	1	6CH	
	D	D	D	D		
	в	в	в	в		
	I	1	1	I		
	0	0	0	0		
	3	2	1	0		

	1	1	1	
				Selects input or output port mode
			0	Sets P1D0/BEEP0 pin to input mode
			1	Sets P1D0/BEEP0 pin to output mode.
			•	Selects input or output port mode
		0		Sets P1D1/BEEP1 pin to input mode
	1			Sets P1D1/BEEP1 pin to output mode
			_	
		_	•	Selects input or output port mode
	0			Sets P1D2 pin to input mode
	1			Sets P1D2 pin to output mode
		_		
_				Selects input or output port mode
	0			Sets P1D3 pin to input mode
	1			Sets P1D3 pin to output mode

set	Power-on reset 0 0 0						
er reset	WDT&SP reset	0	0	0	0		
After	CE reset	Retained					
Clo	ock stop	Re	tain	ed			

Figure 19-3. Configuration of BEEP/General-Purpose Port Pin Function Selection Register

Name	F	Flag symbol		ol	Address	Read/write	
	bз	b2	b1	bo			
BEEP/general-purpose port	0	0	В	В	13H	R/W	
pin function selection			Е	Е			
			Е	Е			
			Р	Р			
		1 1 1	1	0			
			s	s			
			Е	Е			
		1 1 1 1	L	L			
				-		Selects gene	eral-purpose I/O port or BEEP
				0	Uses P1D0/BE	EP0 pin as gen	eral-purpose I/O port
				1	Uses P1D0/BE	EP0 pin for BEI	EP
				•		Selects gene	eral-purpose I/O port or BEEP
			0	1 	Uses P1D1/BE	EP1 pin as gen	eral-purpose I/O port
			1	* 	Uses P1D1/BE	EP1 pin for BEI	EP
				-			
				-	Fixed to 0		
+ Power-on reset	0	0	0	0]		

reset	Power-on reset	0	()	0	0
	WDT&SP reset				0	0
After	CE reset				0	0
Clo	ock stop			,	0	0

19.3 Clock Selection Block and Clock Generation Block

The clock selection block selects the output frequency of BEEP1 and BEEP0 by using the BEEP clock selection register.

The clock generation block generates the clock to be output to BEEP0 and BEEP1.

The clock frequency generated is 1 kHz, 3 kHz, 4 kHz, 6.7 kHz, 67 Hz, or 200 Hz.

Figure 19-4. Configuration of BEEP Clock Selection Register

Name	FI	Flag symbol			Address	Read/write
	b₃	b2	b1	bo		
BEEP clock selection	в	В	В	В	14H	R/W
	E	Е	Е	Е		
	E	Е	Е	Е		
	Р	Р	Р	Р		
	1	1	0	0		
	с	С	С	С		
	к	к	к	к		
	1	0	1	0		
						1

		Sets output frequency of BEEP0
0	0	1 kHz
0	1	3 kHz
1	0	4 kHz
1	1	6.7 kHz

	Sets output frequency of BEEP1
0 0	4 kHz
) 1	3 kHz
0	200 Hz
1	67 Hz


reset	Power-on reset	0	0	0	0
er res	WDT&SP reset	0	0	0	0
After	CE reset	0	0	0	0
Clo	ock stop	0	0	0	0

0 0 1

19.4 Output Waveform of BEEP

The duty factor of the BEEP output waveform is 50%.

Example



19.5 Status After Reset

19.5.1 After power-on reset

The P1D0/BEEP0 and P1D1/BEEP1 pins are set to the general-purpose input port mode.

19.5.2 After WDT&SP reset

The P1D0/BEEP0 and P1D1/BEEP1 pins are set to the general-purpose input port mode.

19.5.3 On execution of clock stop instruction

The P1D0/BEEP0 and P1D1/BEEP1 pins are set to the general-purpose I/O port mode, and retain the previous input or output status.

19.5.4 After CE reset

The P1D0/BEEP0 and P1D1/BEEP1 pins are set to the general-purpose I/O port mode, and retain the previous input or output status.

19.5.5 In halt status

The previous status is retained.

20. STANDBY

The standby function is used to reduce the current consumption of the device while the device is being backed up.

20.1 Outline of Standby Function

Figure 20-1 outlines the standby block.

The standby function reduces the current consumption of the device by partly or totally stopping the device operation.

The following three types of standby functions are available for selection as the application requires.

- Halt function
- Clock stop function
- Device operation control function by CE pin

The halt function reduces the current consumption of the device by stopping the CPU operation by using a dedicated instruction "HALT h".

The clock stop function reduces the current consumption of the device by stopping the oscillation of the oscillator by using a dedicated instruction "STOP s".

The CE pin can be said to be one of the standby functions because it can be used to control the operation of the PLL frequency synthesizer and to reset the device.




Figure 20-1. Outline of Standby Block

20.2 Halt Function

20.2.1 Outline of halt function

The halt function stops the operating clock of the CPU by executing the "HALT h" instruction.

When this instruction is executed, the program is stopped until the halt status is later released. Therefore, the current consumption of the device in the halt status is reduced by the operating current of the CPU.

The halt status is released by using the basic timer 0 carry FF, interrupt, or port input (P0D).

The release condition is specified by operand "h" of the "HALT h" instruction.

20.2.2 Halt status

In the halt status, all the operations of the CPU are stopped. In other words, execution of the program is stopped by the "HALT h" instruction. However, the peripheral hardware units continue the operation specified before execution of the "HALT h" instruction.

For the operation of each peripheral hardware unit, refer to 20.4 Device Operation in Halt and Clock Stop Status.

20.2.3 Halt release condition

Figure 20-2 shows the halt release condition.

The halt release condition is specified by 4-bit data specified by the operand "h" of the "HALT h" instruction.

The halt status is released when the condition specified by "1" in operand "h" is satisfied.

When the halt status is released, program execution is started from the instruction after the "HALT h" instruction. If the halt status is released by an interrupt, the operation to be performed after the halt status has been released differs depending on whether the interrupts are enabled (EI status) or disabled (DI status) when an interrupt source (IRQxxx = 1) is issued with the interrupt (IPxxx = 1) enabled.

If two or more releasing conditions are specified, the halt status is released when one of the specified conditions is satisfied.

If 0000B is set as halt release condition "h", no releasing condition is set. If the device is reset (by means of poweron reset, WDT&SP reset, or CE reset) at this time, the halt status is released.




Figure 20-2. Halt Release Condition

20.2.4 Releasing halt by input port (P0D)

The halt releasing condition using an input port is specified by the "HALT 0001B" instruction.


When the halt releasing condition using an input port is specified, the halt status is released if a high level is input to one of the P0D0 to P0D3 pins.

The P0D0 to P0D3 pins are multiplexed with the A/D converter input pins AD0 to AD3, and the halt status is not released when these pins are used as A/D converter input pins.

An example is given below.

• To use as key matrix

The P0D0 to P0D3 pins are general-purpose input port pins which can be set to the input or output mode in 1-bit units and can be connected to an internal pull-down resistor. If connection of the internal pull-down resistor is specified by software, an external resistor can be disconnected as shown in this example (the internal-pull down resistor is connected after power-on reset).



The "HALT 0001B" instruction is executed after the general-purpose output ports for key source signal are made high. Note that if an alternate switch is used as shown by switch A in the above figure, the halt status is released immediately because a high level is input to the P0D0/AD0 pin while switch A is closed.

20.2.5 Releasing halt status by basic timer 0 carry FF

Releasing the halt status by using the basic timer 0 carry FF is specified by the "HALT 0010B" instruction. When releasing the halt status by the basic timer 0 carry FF is specified, the halt status is released as soon as the basic timer 0 carry FF has been set to 1.

The basic timer 0 carry FF corresponds to the BTM0CY flag on a one-to-one basis and is set at fixed time intervals (100, 50, 20, or 10 ms). Therefore, the halt status can be released at fixed time intervals.

Example To release halt status every 100 ms to execute processing A

HLTTMR	DAT	0010B	; Symbol definition
	INITFLG	NOT BTM0CK1, NOT BTM0CK0	; Sets time interval of basic timer 0 to 100 ms
LOOP:			
	HALT	HLTTMR	; Specifies setting of basic timer 0 carry FF as halt releasing condition
	SKT1	BTMOCY	; Embedded macro
	BR	LOOP	; Branches to LOOP if BTM0CY flag is not set
	Process	sing A	; Executes processing A if carry occurs
	BR	LOOP	

20.2.6 Releasing halt status by interrupt

Releasing the halt status by an interrupt is specified by the "HALT 1000B" instruction.

When releasing the halt status by an interrupt is specified, the halt status is released as soon as the interrupt has been acknowledged.

Many interrupt sources are available as described in **12. INTERRUPTS**. Which interrupt source is used to release the halt status must be specified in advance by software.

To acknowledge an interrupt, each interrupt request must be issued from each interrupt source and each interrupt must be enabled (by setting the corresponding interrupt enable flag).

Therefore, the interrupt is not acknowledged even if the interrupt request is issued, and the halt status is not released.

When the halt status is released by acknowledging an interrupt, the program flow branches to the vector address of the interrupt.

When the RETI instruction is executed after interrupt servicing, the program flow is restored to the instruction after the HALT instruction.

If all the interrupts are disabled (DI status), the halt status is released by enabling an interrupt (IPxxx = 1) and issuing an interrupt source (IRQxxx = 1), and the flow of the program goes to the instruction after the HALT instruction.

Example Releasing halt status by timer 0 and INT0 pin interrupts

In this example, the halt status is released and processing B is executed when timer 0 interrupt is acknowledged. Processing A is executed when the INT0 pin interrupt is acknowledged. Each time the halt status has been released, processing C is executed.

```
HLTINT
           DAT
                      1000B
                                                  ; Symbol definition
START:
                                                  ; Address 0000H
           BR
                      MAIN
;*** Interrupt vector address ***
           NOP
                                                  ; SI01
           NOP
                                                  ; SI00
           NOP
                                                  ; TIMER3
           NOP
                                                  ; TIMER2
           NOP
                                                  ; TIMER1
           BR
                      INTTMO
                                                  ; Branches to timer 0 interrupt processing
           NOP
                                                  ; INT4
           NOP
                                                  ; INT3
           NOP
                                                  ; INT2
           NOP
                                                  ; INT1
           BR
                      INT0
                                                  ; Branches to INT0 interrupt processing
           NOP
                                                  ; CE DOWN EDGE
INT0:
                                                  ; INT0 pin interrupt vector address (000BH)
              Processing A
                                                  ; INT0 pin interrupt processing
           ΕI
           RETI
INTMM0:
              Processing B
                                                  ; Timer 0 interrupt processing
           ΕI
           RETI
MAIN:
           INITFLG NOT TMOCK1, TM0CK0
                                                  ; Sets timer 0 count clock to 100 \mus
           MOV
                      DBF1, #0
           MOV
                      DBF0, #0AH
           PUT
                                                  ; Sets time interval of timer 0 interrupt to 1 ms
                      TM0M,DBF
           SET2
                      TMORES, TMOEN
                                                  ; Resets and starts timer 0
           SET2
                      IPTM0, IP0
                                                  ; Enables INT0 and timer 0 interrupts
LOOP:
               Processing C
                                                  ; Main routine processing
           ΕI
                                                  ; Enables all interrupts
           HAIT
                      HLTINT
                                                  ; Specifies releasing halt status by interrupt
      ;<1>
           BR
                      LOOP
```

If the INT0 pin interrupt request and timer 0 interrupt request are issued simultaneously in the halt status, processing A for the INT0 pin, which has the higher hardware priority, is executed.

After execution of processing A and when "RETI" is executed, the program branches to the "BR LOOP" instruction of <1>. However, the "BR LOOP" instruction is not executed, and the timer 0 interrupt is immediately acknowledged.

When the "RETI" instruction is executed after processing B of the timer 0 interrupt has been executed, the "BR LOOP" instruction is executed.

Caution To reset the interrupt request flag (IRQxxx) once before the halt instruction is executed, insert a NOP instruction (or one or more other instructions) between the HALT instruction and the instruction that resets the interrupt request flag (IRQxxx) as shown below. If a NOP instruction (or one or more other instructions) is not inserted, the interrupt request flag is not reset, and therefore, the halt status is released immediately.

Example

:		; IRQxxx is set at certain timing
CLR1 NOP	IRQ×××	; Resets IRQxxx flag once ; Resets IRQxxx flag at this timing ; If this period is missing, the IRQxxx flag is not reset, ; and the next HALT instruction is immediately released
HALT	1000B	;

20.2.7 If two or more releasing conditions are specified at same time

If two or more halt releasing conditions are specified at same time, the halt status is released when one of the conditions is satisfied.

The following program example shows how the releasing conditions are identified if two or more conditions are satisfied at the same time.

Example

	HLTINT	DAT	1000B	
	HLTBTM	DAT	0010B	
	HLTP0D	DAT	0001B	
	P0D	MEM	0.73H	
START:				
	BR	MAIN		
;*** Interrup	ot vector add	ress		. 0101
	NOP			; SI01
	NOP NOP			; SI00
	NOP			; TIMER3 ; TIMER2
	NOP			; TIMER1
	NOP			; TIMER0
	NOP			; INT4
	NOP			; INT3
	NOP			; INT2
	NOP			; INT1
	BR	INT0		; Branches to INT0 interrupt processing
	NOP			; CE DOWN EDGE
INT0:				; INT0 pin interrupt vector address (000BH)
	Proces	sing A		; INT0 pin interrupt processing
	EI			
	RETI			
BTMOUP:				; Timer carry FF processing
	_	· P		
	Proces	sing B		
	RET			
P0DP:				; P0D input processing
TODT.				, i ob input processing
	Proces	sing C		
		ollig o		
	RET			
MAIN:				
	INITFLG N	IOT BTMOCK	1, NOT	BTM0CK0
				; Selects 100 ms as clock of basic timer 0
	SET1	IP0		; Enables INT0 pin interrupt
	EI			
LOOP:				
	HALT HLT	INT OR HLTB	TM OR	HLTPOC
				; Selects interrupt, timer carry FF, and P0D input as halt releasing conditions
			_	
			В	
				; Port input processing if P0D is high
	BK	LOOP		
LOOP:	EI			
	SKF1	BTM0CY		; Detects BTM0CY flag
	CALL	BTM0UP		; Timer carry FF processing if flag is set to 1
	SKF	P0D, 1111	В	; Detects P0D input
	CALL	PODP		; Port input processing if P0D is high
	BR	LOOP		

In the above example, three halt status releasing conditions, INT0 pin interrupt, 100 ms basic timer 0 carry FF, and port 0D input, are specified.

To identify which condition has released the halt status, a vector address (interrupt), BTM0CY flag (timer carry FF), and port register (port input) are detected.

To use two or more releasing conditions, the following two points must be noted.

- When the halt status is released, all the specified releasing conditions must be detected.
- The releasing condition with the higher priority must be detected first.

20.3 Clock Stop Function

20.3.1 Outline of clock stop function

The clock stop function stops the oscillator of a 4.5 MHz crystal resonator by executing the "STOP s" instruction (clock stop status).

Therefore, the current consumption of the device is reduced to 30 μ A MAX.

20.3.2 Clock stop status

In the clock stop status, all the device operations of the CPU and peripheral hardware units are stopped because the generator of the crystal resonator is stopped.

For the operations of the CPU and peripheral hardware units, refer to **20.4 Device Operation in Halt and Clock Stop Status**.

In the clock stop status, the power failure detector does not operate even if the supply voltage V_{DD} of the device is raised to 2.2 V. Therefore, the data memory can be backed up at a low voltage. For the power failure detector, refer to **21. RESET**.

20.3.3 Releasing clock stop status

Figure 20-3 shows the stop status releasing conditions.

The stop status releasing condition is specified by 4-bit data specified by the operand "s" of the "STOP s" instruction. The stop status is released when the condition specified by "1" in the operand "s" is satisfied.

When the stop status has been released, program execution is started from the instruction next to the "STOP s" instruction after a halt period which is half the time ($t_{SET}/2$) specified by the basic timer 0 clock selection register as oscillator stabilization wait time has elapsed. If releasing the stop status by an interrupt is specified, however, the program operation after the stop status has been released differs depending on whether interrupts are enabled (EI status) or disabled (DI status) when an interrupt source is issued (IRQxxx = 1) with interrupt enabled (IPxxx = 1).

If all the interrupts are enabled (EI status), the stop status is released when the interrupt is enabled (IPxxx = 1) and the interrupt source is issued (IRQxxx = 1), and the program flow returns to the instruction next to the STOP instruction.

If all the interrupts are disabled (DI status), the stop status is released when the interrupt is enabled (IPxxx = 1) and the interrupt resource is issued (IRQxxx = 1), and the program flow returns to the instruction next to the STOP instruction.

If two or more releasing conditions are specified at one time, and if one of the conditions is satisfied, the stop status is released.

If 0000B is specified as stop releasing condition "s", no releasing condition is satisfied. If the device is reset at this time (by means of power-on reset, or CE reset), the stop status is released.




Figure 20-3. Stop Releasing Conditions

The "STOP s" instruction is executed as a NOP instruction when the CE pin rises and when the CE reset counter operates.

The operating status of the CE reset counter can be detected by the CECNTSTT flag (for the CE reset counter, refer to **21. RESET**).

20.3.4 Releasing clock stop status by high-level input of port 0D

Figure 20-4 illustrates how the clock stop status is released by the high-level input to port 0D.




Figure 20-4. Releasing Clock Stop Status by High-Level Input of Port 0D

tSET: Basic timer 0 setting time

20.3.5 Cautions on releasing clock stop status

For the cautions on releasing the clock stop status, refer to (2) Releasing from clock stop status in 21.4.4 Cautions on raising supply voltage VDD.

20.4 Device Operation in Halt and Clock Stop Status

Table 20-1 shows the operations of the CPU and peripheral hardware units in the halt and clock stop status. In the halt status, all the peripheral hardware units continue the normal operation until instruction execution is stopped.

In the clock stop status, all the peripheral hardware units stop operation.

The control registers that control the operations of the peripheral hardware units operate normally (not initialized) in the halt status, but are initialized to specified values when the clock stop instruction is executed.

In other words, all peripheral hardware continues the operation specified by the control register in the halt status, and the operation is determined by the initialized value of the control register in the clock stop status.

For the values of the control registers in the clock stop status, refer to 8. REGISTER FILE (RF).

Peripheral Hardware	Sta	tus
	Halt	Clock Stop
Program counter	Stops at address of HALT instruction	Stops at address of STOP instruction
System register	Retained	Retained
Peripheral register	Retained	Partly initialized ^{Note 1}
Control register	Retained	Partly initialized ^{Note 1}
Timer	Normal operation	Operation stops
PLL frequency synthesizer	Normal operation ^{Note 2}	Operation stops
A/D converter	Normal operation	Operation stops
D/A converter	Normal operation	Stops operation and used as general- purpose output port
Serial interface	Stops operation when internal clock (master) is selected and continues operation when external clock (slave) is selected	Stops operation and used as general- purpose I/O port
Frequency counter	Normal operation	Stops operation and used as general- purpose input port
BEEP output	Normal operation	Stops operation and used as general- purpose I/O port
General-purpose I/O port	Normal operation	Retained
General-purpose input port	Normal operation	Input port
General-purpose output port	Normal operation	Retains output latch

Table 20-1. Device Operation in Halt and Clock Stop Status

Notes 1. For the value to which these registers are initialized, refer to 5. SYSTEM REGISTER (SYSREG) and 8. REGISTER FILE (RF).

2. The PLL frequency synthesizer is automatically disabled by low-level input to the CE pin.

20.5 Cautions on Processing of Each Pin in Halt and Clock Stop Status

The halt status is used to reduce the current consumption when, say, only the watch is used.

The clock stop function is used to reduce the current consumption of the device to only use the data memory.

Therefore, the current consumption must be reduced as much as possible in the halt status or clock stop status. At this time, the current consumption varies significantly depending on the status of each pin, so the points shown in Table 20-2 must be noted.

Table 20-2. Status of Each Pin in Halt and Clock Stop Status and Cautions (1/2)

Pin Fu	inction	Pin Symbol	Status of Each Pin and	Cautions on Processing				
			Halt Status	Clock Stop Status				
General-	Port 0A	P0A3/SDA	Retains status before halt	All port pins are set in general-purpos				
purpose		P0A2/SCL		port mode (except P0D3/AD3 to P0D0/				
I/O port		P0A1/SCK0	(1) When specified as output pin	AD0, P1A3/INT4, P1A2/INT3, P1C3/AD5,				
		P0A0/SO0	Current consumption increases if pin	and P1C2/AD4)				
	Port 0B	P0B3/SI0	is externally pulled down while it	Input or output mode of general-purpose				
		P0B2/SCK1	outputs high level, or externally pulled	I/O port set before clock stop status is				
		P0B1/SO1	up while it outputs low level.	retained.				
		P0B0/SI1	Exercise care in using N-ch open-drain					
	Port 0C	P0C3 to P0C0	output (P0A3, P0A2, P1B3 to P1B0)	(1) When specified as general-purpose				
	Port 1D	P1D3		output port				
		P1D2	(2) When specified as input pin	Current consumption increases due				
		P1D1/BEEP1	Current consumption increases due	to noise if pin is floated				
		P1D0/BEEP0	to noise if pin is floated					
	Port 2A	P2A2		(2) When specified as general-purpose				
		P2A1/FCG1	(3) Port 0D (P0D3/AD3 through P0D0/	input port				
		P2A0/FCG0	AD0)	Current consumption does not				
	Port 2B	P2B3 to P2B0	Current consumption increases if pin	increase due to noise even if pin is				
	Port 2C	P2C3 to P2C0	is externally pulled up because it is	floated				
	Port 2D	P2D2 to P2D0	provided with pull-down resistor					
	Port 3A	P3A3 to P3A0	selectable by software	(3) P1A3/INT4, P1A2/INT3				
	Port 3B	P3B3 to P3B0		Set as interrupt pin and current				
	Port 3C	P3C30P3C0	(4) Port 1C (P1C3/AD5, P1C2/AD4,	consumption increases due to				
	Port 3D	P3D3 to P3D0	P1C1/AMIFC, P1C0/FMIFC)	external noise if pin is floated				
General-	Port 0D	P0D3/AD3	When P1C1/AMIFC or P1C0/FMIFC					
purpose		I	pin is used for IF counter, current	(4) P0D3/AD3 through P0D0/AD0,				
input port		P0D0/AD0	consumption increases because	P1C3/AD5, P1C2/AD4				
	Port 1A	P1A3/INT4	internal amplifier operates	Pin used for A/D converter is retained				
		P1A2/INT3		as is.				
		P1A1		Pull-down resistor of P0D3 to P0D0				
		P1A0/TM0G		pin retains previous status				
	Port 1C	P1C3/AD5						
		P1C2/AD4						
		P1C1/AMIFC						
		P1C0/FMIFC						
General-	Port 1B	P1B3		Specified as general-purpose output port.				
purpose		P1B2/PWM2		Output contents are retained as is. If pin				
output port				is externally pulled down while it outputs				
		P1B0/PWM0		high level or externally pulled up while it				
				outputs low level, current consumption				
				increases				

Pin Function	Pin Symbol	Status of Each Pin and	Cautions on Processing
		Halt Status	Clock Stop Status
External interrupt	INT4 to INT0	Current consumption increases due to no	bise if pin is floated
PLL frequency	VCOL	Current consumption increases during PLL	PLL is disabled
synthesizer	VCOH	operation.	
	EO0	When PLL is disabled, pin is in following	VCOH, VCOL: Internally pulled down
	EO1	status:	EO1, EO0: Floated
		VCOH, VCOL: Internally pulled down	
		EO1, EO0: Floated	
		PLL is automatically disabled if CE pin	
		goes low	
Crystal oscillation	XIN	Current consumption changes due to	X _{IN} pin is internally pulled down, and Xou⊤
circuit	Хоит	oscillation waveform of crystal oscillation	pin outputs high level
		circuit.	
		The higher oscillation amplitude, the lower	
		current consumption.	
		Oscillation amplitude must be evaluated	
		because it is influenced by crystal resonator	
		or load capacitor used	

Table 20-2. Status of Each Pin in Halt and Clock Stop Status and Cautions (2/2)

20.6 Device Operation Control Function of CE Pin

The CE pin controls the following functions by the input level and rising edge of the signal input from an external source.

- PLL frequency synthesizer
- Interrupt by falling edge of CE pin
- Resetting of device

20.6.1 Controlling operation of PLL frequency synthesizer

The PLL frequency synthesizer can operate only when the CE pin is high.

It is automatically disabled when the CE pin is low.

When the synthesizer is disabled, the VCOH and VCOL pins are internally pulled down, and the EO0 and EO1 pins are floated. For details, refer to **17.5 PLL Disabled Status**.

The PLL frequency synthesizer can be disabled in software even when the CE pin is high.

20.6.2 Controlling interrupt by falling edge input of CE pin

An interrupt can be generated by the falling edge of the CE pin. For details, refer to 12. INTERRUPTS.

20.6.3 Resetting device

The device can be reset (CE reset) by raising the CE pin to high level. The device can also be reset as follows.

- Power-on reset on application of supply voltage VDD
- · Watchdog timer reset for inadvertent program loop detection and stack overflow/underflow reset
- Reset by RESET pin

For details, refer to **21. RESET**.

20.6.4 Signal input to CE pin

The CE pin does not acknowledge a low level or high level of less than 167 μ s to prevent malfunctioning due to noise.

The level of the signal input to the CE pin can be detected by the CE pin status detection flag of the CE pin interrupt request register (RF address 3FH).

Figure 20-5 shows the relationship between the input signal and CE flag.




Figure 20-5. Relationship Between Input Signal of CE Pin and CE Flag

Note Unless the PLL mode selection register and PLL reference frequency selection register are rewritten by software, the PLL disabled status is retained.

20.6.5 Configuration and function of CE pin interrupt request register

The CE pin interrupt request register detects the input signal level of the CE pin. Figure 20-6 shows the configuration of the CE pin interrupt request register.

Figure 20-6. Configuration of CE Pin Interrupt Request Register

Name	FI	Flag symbol		ool	Address	Read/write	
	b₃	b2	bı	bo			
CE pin interrupt request	С	0	С	I	3FH	R ^{Note}	
	Е	1	Е	R			
		- - -	С	Q			
			Ν	с			
			т	E			
			s				
		- - - -	т				
			т	1			
					-		·
				4	-	Sets interrupt re	quest issuance status of CE pin
				0	No interrupt re	quest	
				1	Interrupt reque	st	
				-		Detects s	tatus of CE reset counter
			0	- - - -	Stops		
			1		Operates		
				-	Fixed to 0		
				•		Dete	ects status of CE pin
	0				Low level is in	out	
	1	- - -			High level is in	put	

set	Power-on reset	U	0	0	0
er reset	WDT&SP reset	U		0	0
After	CE reset	U		0	R
Clo	ock stop	U		0	R

U: Undefined R: Retained

Note IRQCE is a R/W flag.

21. RESET

21.1 Outline of Reset

The reset function is used to initialize the device. The μ PD17709A can be reset in the following ways.

- CE reset
- Power-on reset
- Reset by RESET pin
- WDT&SP reset




Figure 21-1. Configuration of Reset Block

STOP instruction

21.2 CE Reset

CE reset is effected by raising the CE pin.

When the CE pin goes high, the next rising edge of the basic timer 0 carry FF setting pulse is counted. When the count value matches the value set to the CE reset timer carry counter register (1 to 15 counts), the reset signal is generated.

When CE reset is effected, the program counter, stack, system registers, and some of the control registers are initialized to the initial values, and program execution is started from address 0000H. For the initial value of each register, refer to the description of each register.

Name	FI	ag s	ymb	ol	Address Read/write		
	b₃	b2	b1	bo			
CE reset timer carry counter	С	С	С	С	06H	R/W	
	Е	Е	Е	Е			
	С	С	С	с			
	Ν	Ν	Ν	Ν			
	т	т	т	т			
	3	2	1	0			
					Sets r	number of counts	s of timer carry counter for CE reset
	0	0	0	0	Setting prohibi	ted	
	0	0	0	1	1 count		
	0	0	1	0	2 counts		
	0	0	1	1	3 counts		
	0	1	0	0	4 counts		
	0	1	0	1	5 counts		
	0	1	¦ 1	0	6 counts		
	0	1	1	1	7 counts		
	1	0	0	0	8 counts		
	1	0	0	1	9 counts		
	1	0	1	0	10 counts		
	1	0	1	1	11 counts		
1			0	0	12 counts		
				1	13 counts		
	1	1	1	0	14 counts		
	1	1	1	1	15 counts		
- Power-on reset	1	0			I		

Figure 21-2. Configuration of CE Reset Timer Carry Counter Register

reset	Power-on reset	0 0 0 1
	WDT&SP reset	Retained
After	CE reset	Retained
Clo	ock stop	0 0 0 1

The operation of CE reset varies depending on whether the clock stop instruction is used or not. This difference is described in **21.2.1** and **21.2.2** below.

21.2.3 describes the points to be noted when CE reset is effected.

21.2.1 CE reset without clock stop (STOP s) instruction


Figure 21-2 shows the operation.

When the CE pin has gone high, the CE reset timer carry counter starts counting at the rising edge of the basic timer 0 carry FF setting pulse.

Figure 21-3. CE Reset Operation Without Clock Stop Instruction (1/2)

(a) Normal operation

• When CE reset timer carry counter is set to "N"



[•] When CE reset timer carry counter is set to "1"





Figure 21-3. CE Reset Operation Without Clock Stop Instruction (2/2)

(b) If status of CE pin changes while CE counter operates

At this time, the CE reset timer carry counter status is not affected.



21.2.2 CE reset with clock stop (STOP s) instruction used

Figure 21-4 shows the operation.


When the clock stop instruction is used, the clock stop signal is output when the "STOP s" instruction is executed, and oscillation is stopped and the device operation is stopped.

When the CE pin goes high, the clock stop status is released, and oscillation is started (high-level input of POD or INT pin interrupt can also be used as the clock stop status releasing conditions. For details, refer to **20. STANDBY**).

If the basic timer 0 carry FF setting pulse goes high after the CE pin has gone high, the halt status is released, and program execution is started from address 0 (CE reset).

As the set time (tset) of the basic timer 0 carry FF setting pulse, the value immediately before the clock stop instruction is executed is retained.

Because the set value of the CE reset timer carry counter is initialized to 1, CE reset is effected tset/2 after the CE pin has gone high.





21.2.3 Cautions on CE reset

Because CE reset is effected regardless of the instruction under execution, the following points (1) and (2) must be noted.

(1) Time to execute timer processing such as watch

When creating a watch program by using the basic timer 0 carry, the processing time of the program must be kept to within a specific time.

For details, refer to 13.2.6 Cautions on using basic timer 0.

(2) Processing of data and flags used in program

Exercise care in rewriting the data and flags whose contents must not be changed even when CE reset is effected, such as security code.

An example is shown below.

μ**PD17704A, 17705A, 17707A, 17708A, 17709A**

Example 1			
Example 1.		0.0411	
R1	MEM	0.01H	; 1st digit of key input data of security code
R2	MEM	0.02H	; 2nd digit of key input data of security code
R3	MEM	0.03H	; 1st digit data when security code is changed
R4	MEM	0.04H	; 2nd digit data when security code is changed
M1	MEM	0.11H	; 1st digit of current security code
M2	MEM	0.12H	; 2nd digit of current security code
START	:		
		put processing	
	R1	← contents of key A	; Security code input wait mode
	R2	\leftarrow contents of key B	; Substitutes contents of pressed key to R1 and R2
	SET2	CMP, Z	; <1> ; Compares security code and input data
	SUB	R1, M1	
	SUB	R2, M2	
	SKT1	Z	
	BR	ERROR	; Input data differs from security code
MAIN:			
	Key ir	put processing	
	R3	\leftarrow contents of key C	; Security code rewriting mode
	R4	\leftarrow contents of key D	; Substitutes contents of pressed key to R3 and R4
	ST	M1, R3	; <2> ; Rewrites security code
	ST	M2, R4	; <3>
	BR	MAIN	
ERROI	R:		
	Must	not operate	

Suppose the security code is "12H" in the program in **Example 1**. The contents of data memory addresses M1 and M2 are "1H" and "2H", respectively.

If CE reset is effected, the contents of key input and security code "12H" are compared in <1>. If the two are the same, the normal processing is performed.

If the security code is changed in the main processing, the new code is written to M1 and M2 in <2> and <3>. Suppose the security code is changed to "34H". Then "3H" and "4H" are written to M1 and M2 in <2> and <3>.

If CE reset is effected as soon as <2> has been executed, program execution is started from address 0000H, without <3> being executed.

Consequently, the security code is set to "32H", making it impossible to clear the security system.

In this case, create the program shown in $\ensuremath{\textbf{Example 2}}$.

Example 2.			
R1	MEM	0.01H	; 1st digit of key input data of security code
R2	MEM	0.02H	; 2nd digit of key input data of security code
R3	MEM	0.03H	; 1st digit data when security code is changed
R4	MEM	0.04H	; 2nd digit data when security code is changed
M1	MEM	0.11H	; 1st digit of current security code
M2	MEM	0.12H	; 2nd digit of current security code
CHANGE	FLG	0.13H.0	; 1 while security code is changed
START:			
01/11/	Key in	put processing	
	-	← contents of key A	; Security code input wait mode
		← contents of key B	; Substitutes contents of pressed key to R1 and R2
	112		
	SKT1	CHANGE ; <4	> ; If CHANGE flag is 1
	BR	SECURITY_CHK	
	ST	M1, R3	; Rewrites M1 and M2
	ST	M2, R4	
	CLR1	CHANGE	
SECURITY	_CHK:		
	SET2	CMP, Z ; <1:	; Compares security code and input data
	SUB	R1, M1	
	SUB	R2, M2	
	SKT1	Z	
	BR	ERROR	; Input data differs from security code
MAIN:			
	Key in	put processing	
	R3 -	← contents of key C	; Security code rewriting mode
	R4 •	← contents of key D	; Substitutes contents of pressed key to R3 and R4
	SET1	CHANGE ; <5:	>; Until security code is changed,
	-	, -	; Sets CHANGE flag to 1
	ST	M1, R3 ; <2:	 ; Rewrites security code
	ST	M2, R4 ; <3:	-
	CLR1	CHANGE	; If security code has been changed,
			; Sets CHANGE flag to 0
	BR	MAIN	- -
ERROR:	Mustr	not operate	
]

The program in **Example 2** sets the CHANGE flag to 1 in <5> before the security code is rewritten in <2> and <3>. Therefore, even if CE reset is effected before <3> is executed, the security code is rewritten in <4>.

21.3 Power-on Reset

Power-on reset is effected by raising the supply voltage VDD of the device from a specific level (called a power-onclear voltage).

If supply voltage VDD is lower than the power-on-clear voltage, a power-on-clear signal (POC) is output from the voltage detector shown in Figure 21-1.

When the power-on-clear signal is input to the reset controller, the crystal oscillator is stopped and consequently, the device operation is stopped.

At this time, the program counter, stack, system registers, and control registers are initialized (for the initial value, refer to the **description** of **each register**).


If supply voltage V_{DD} exceeds the power-on-clear voltage, the power-on-clear signal is deasserted, crystal oscillation is started, and the device waits for release of the halt status by the basic timer 0 carry which has been initialized to 100 ms. Program execution is started from address 0 at the rising edge of the basic timer 0 carry FF setting signal 50 ms after the supply voltage has exceeded the power-on-clear voltage.

Normally, the power-on-clear voltage is 3.5 V, but it is 2.2 V in the clock stop status.

The operations of power-on reset are described in 21.3.1 and 21.3.2.

The operation when supply voltage V_{DD} is raised from 0 V is described in **21.3.3**.

Caution In this document, the power-on-clear voltage is assumed to be 3.5 V (MAX.) in normal operation, and 2.2 V (MAX.) in the clock stopped status. The actual power-on-clear voltage does not exceed these maximum values.





21.3.1 Power-on reset during normal operation

Figure 21-6 (a) shows the operation.

As shown, the power-on-clear signal is output and the device operation is stopped if the supply voltage VDD drops below 3.5 V, regardless of the input level of the CE pin.

If VDD rises beyond 3.5 V again, program execution starts from address 0000H after a halt of 50 ms.

Normal operation means operation without the clock stop instruction, and includes the halt status set by the halt instruction.

21.3.2 Power-on reset in clock stop status

Figure 21-6 (b) shows the operation.

As shown, the power-on-clear signal is output and the device operation is stopped when supply voltage VDD drops below 2.2 V.

However, it does not appear that device operation has changed because the device is in the clock stop status. If V_{DD} rises beyond 3.5 V, program execution starts from address 0000H after a halt of 50 ms.

21.3.3 Power-on reset when supply voltage VDD rises from 0 V


Figure 21-6 (c) shows the operation.

As shown, the power-on-clear signal is output until supply voltage V_{DD} rises from 0 V to 3.5 V.


When VDD exceeds the power-on-clear voltage, the crystal oscillator starts operating, and program execution starts from address 0000H after a half of 50 ms.

Figure 21-6. Power-on Reset and Supply Voltage VDD

(a) Normal operation (including halt status)



(c) If supply voltage VDD rises from 0 V



21.4 Relationship Between CE Reset and Power-on Reset

On the first application of supply voltage VDD, power-on reset and CE reset are performed at the same time. The reset operations at this time are described in **21.4.1** through **21.4.3**. **21.4.4** describes the points to be noted when raising supply voltage VDD.

21.4.1 If VDD pin and CE pin go high at the same time

Figure 21-7 (a) shows the operation.

At this time, the program starts from address 0000H because of power-on reset.

21.4.2 If CE pin rises in forced halt status set by power-on reset

Figure 21-7 (b) shows the operation.

At this time, the program starts from address 0000H because of power-on reset, in the same manner as 21.4.1.


21.4.3 If CE pin rises after power-on reset

Figure 21-7 (c) shows the operation.


At this time, the program starts from address 0000H because of power-on reset, and the program starts from address 0000H again at the rising edge of the next basic timer 0 carry FF setting signal because of CE reset.


Figure 21-7. Relationship Between Power-on Reset and CE Reset


(a) When VDD and CE pin rise at the same time



(b) If CE pin rises in halt status







21.4.4 Cautions on raising supply voltage VDD

The following points (1) and (2) must be noted when raising supply voltage V_{DD} .

(1) To raise supply voltage VDD from level lower than power-on-clear voltage

Supply voltage V_{DD} must be raised once to a level higher than 3.5 V. Figure 21-8 illustrates this.

As shown in the figure, if a voltage less than 3.5 V is applied on application of V_{DD} in a program that backs up V_{DD} at 2.2 V by using the clock stop instruction, the power-on-clear signal continues to be output, and the program is not executed.

At this time, the output ports of the device output undefined values, increasing the current consumption in some cases.

Consequently, the backup time when the device is backed up by batteries is substantially shortened.




Figure 21-8. Cautions on Raising VDD

(2) Releasing from clock stop status

If the device is released from the backup status when supply voltage V_{DD} is backed up at 2.2 V by using the clock stop status, V_{DD} must be raised to 3.5 V or more within tset/2 after the clock stop status has been released by INT pin interrupt or high level input to port 0D.

As shown in Figure 21-9, the device is released from the clock stop status by means of CE reset. However, because the power-on-clear voltage is changed to 3.5 V tset/2 after the clock stop status has been released, power-on reset is effected unless VDD is 3.5 V or higher. The same applies when VDD is raised.

5V — 3.5 V Power-onclear voltage Vdd 2.2 V 0 V н P0D 0 V н XOUT L Н BTM0CY flag setting pulse н Power-onclear signal L Backup in clock stop Halt status tset/2 status Normal operation Backup STOP s instruction Program starts Power-on-clear voltage changes Power-on-clear voltage changes to 3.5 V at this point. to 2.2 V at this point. Therefore, VDD must be 3.5 V Therefore, VDD must be 3.5 V or higher before this point. or higher before this point.



tSET: Basic timer 0 setting time

21.5 Reset by RESET Pin

The device is reset by the $\overrightarrow{\text{RESET}}$ pin in the following cases.

- · To reset the device at voltage higher than power-on-clear voltage
- · External reset input in case of inadvertent program loop

Caution If the device is reset by the RESET pin during program execution, the data in the data memory may be corrupted.

Therefore, be careful when resetting with the $\overline{\text{RESET}}$ pin.


The reset operation is the same as that performed at power-on reset.

When a low level is input to the RESET pin, an internal reset signal is generated, the crystal oscillator is stopped, and the device stops operation.

At this point, the program counter, stack, system registers, and control registers are initialized (for the initial value, refer to the description of each register).

When the RESET pin is raised next time, the crystal oscillation is started, and the device waits to be released from the halt wait status by the basic timer 0 carry which has been initialized to a 100 ms cycle. The program starts from address 0 at the rising edge of the basic timer 0 carry FF setting signal 50 ms after a high level has been input to the RESET pin.

Because the μ PD17709A has a power-on reset function, connect the RESET pin to V_{DD} via resistor if the RESET pin is not used for the above application.






21.6 WDT&SP Reset

WDT&SP reset includes the following.

- · Watchdog timer reset
- · Stack pointer overflow/underflow reset





21.6.1 Watchdog timer reset

The watchdog timer is a circuit that generates a reset signal when the execution sequence of the program is abnormal (program loop).

A program loop means that the program jumps to an unexpected routine due to external noise, entering a specific infinite loop and causing the system to be deadlocked. By using the watchdog timer, the program can be restored from this program loop status because a reset signal is generated from the watchdog timer at fixed time intervals and program execution is started from address 0.

The watchdog timer does not function in the clock stop mode and halt mode.

Resetting by the watchdog timer initializes all the registers except the stack overflow selection register, watchdog timer counter reset register, basic timer 0 carry register, and CE reset timer carry counter.

The watchdog timer reset is detected by the WDTCY flag (R&Reset).

21.6.2 Watchdog timer setting flags

These flags can be set only once after power-on reset on power application or reset by the RESET pin. The WDTCK0 and WDTCK1 flags select an interval at which the reset signal is output. The reference time can be selected to the following three conditions.

- 655356 instructions
- 131072 instructions
- · Watchdog timer not set

On power application, 131072 instructions are selected.

If the reset signal generation interval is specified to be 131072 instructions, the watchdog timer FF must be reset at intervals not exceeding 131072 instructions. The valid reset period is from 1 to 131071 instructions.

If the reset signal generation interval is 65536 instructions, the watchdog timer FF must be reset at intervals not exceeding 65536 instructions. The valid reset period is from 1 to 65535 instructions.

Figure 21-12. Configuration of Watchdog Timer Clock Selection Register

Name	FI	Flag symbol			Address	Read/write	
	b₃	b2	bı	bo			
Watchdog timer	0	0	w	W	02H	R/W ^{Note}	
clock selection			D	D			
			т	т			
		1	С	С			
		1 1 1 1	ĸ	к			
			1	0			
				_		Selects	clock of watchdog timer
			0	0	Does not set v	vatchdog timer	
			0	1	65536 instruct	ions	
			1	0	Setting prohibi	ited	
			¦ 1	1	131072 instruc	ctions	
				-	Fixed to 0		

set	Power-on reset	C)	()	1	1
After reset	WDT&SP reset					Reta	ined
Afte	CE reset					Reta	ined
Clo	ock stop				, ;	Reta	ined


Note Can be written only once.

The WDTRES flag is used to reset the watchdog timer counter.

When this flag is set to 1, the watchdog timer counter is automatically reset.

If the WDTRES flag is set to 1 once within a reference time in which the WDTCK0 and WDTCK1 flags are set, the reset signal is not output by the watchdog timer.





ŝet	Power-on reset	U	0	C)	0)
er reset	WDT&SP reset	U					
Afte	CE reset	U		1	1		
Clo	ock stop	U					

U: Undefined

21.6.3 Stack pointer overflow/underflow reset

A reset signal is generated if the address or interrupt stack overflows or underflows.

Stack pointer overflow/underflow reset can be used to detect a program loop in the same manner as a watchdog timer reset.

The reset signal is generated under the following conditions.

- Interrupt due to overflow or underflow of interrupt stack (4 levels)
- Interrupt due to overflow or underflow of address stack (15 levels)


Reset by stack pointer overflow or underflow initializes all the registers, except the stack overflow selection register, watchdog timer counter reset register, basic timer 0 carry register, and CE reset timer carry counter.

Generation of stack pointer overflow or underflow reset is detected by the WDTCY flag (R&Reset).

21.6.4 Stack pointer setting flag

The stack overflow/underflow reset selection register can be set only once after power-on reset on power application or reset by the $\overrightarrow{\text{RESET}}$ pin. This register specifies whether reset by address stack overflow or underflow and reset by interrupt stack overflow or underflow are enabled or disabled.

Figure 21-14. Configuration of Stack Overflow/Underflow Reset Selection Register



reset	Power-on reset	0)	(כ	1	1
er res	WDT&SP reset					Reta	lined
After	CE reset					Reta	lined
Clo	ock stop	pp Retair				lined	

Note Can be written only once.

Figure 21-15. Configuration of WDT&SP Reset Selection Register

Name	FI	ag s	ymt	ool	Address	Read/write
	bз	b2	b1	bo		
WDT&SP reset	0	0	0	w	16H	R&Reset
status detection		1 1 1	1	D		
		 		т		
		 	1 1 1	с		
			1	Y		
						Detects of
				0	No reset requ	est
				1	Reset request	t
				L		
				-	Fixed to 0	

set	Power-on reset	C)	(0	C)	0
er reset	WDT&SP reset							1
After	CE reset		1					R
Clo	Clock stop						1	R

R: Retained

21.7 Power Failure Detection

Power failure detection is used to identify whether the device has been reset by application of supply voltage V_{DD} , RESET pin, or CE pin.

Because the contents of the data memory and output ports are undefined on power application, these contents are initialized by using power failure detection.

Power failure detection can be performed in two ways: by detecting the BTM0CY flag or by detecting the contents of the data memory (RAM judgment).

21.7.1 and **21.7.2** describe the power failure detector and power failure detection by using the BTM0CY flag. **21.7.3** and **21.7.4** describe power failure detection by the RAM judgment method.




Figure 21-16. Power Failure Detection Flowchart

21.7.1 Power failure detector

The power failure detector consists of a voltage detector, and the basic timer 0 carry disable flip-flop that is set by the output (power-on-clear signal) of the voltage detector, and timer carry, as shown in Figure 21-1.

The basic timer 0 carry disable FF is set to 1 by the power-on-clear signal, and is reset to 0 when an instruction that reads the BTM0CY flag is executed.

When the basic timer 0 carry disable FF is set to 1, the BTM0CY flag is not set to 1.

If the power-on-clear signal is output (at power-on reset), the program starts with the BTM0CY flag reset. After that, the BTM0CY flag is disabled from being set until an instruction that reads the flag is executed.

Once the instruction that reads this flag has been executed, the BTM0CY flag is set each time the basic timer 0 carry FF setting pulse rises. Therefore, by detecting the content of the BTM0CY flag when the device is reset, whether the device has been reset by power-on reset (power failure) or CE reset (not power failure) can be identified. That is, the device has been reset by power-on reset if the BTM0CY flag has been reset to 0. It has been reset by CE reset if the flag has been set to 1.

Because the voltage at which a power failure can be detected is the same as that at which power-on reset is executed, $V_{DD} = 3.5 \text{ V}$ during crystal oscillation and $V_{DD} = 2.2 \text{ V}$ in the clock stop status.

The operation of the BTM0CY flag is the same regardless of whether the device has been reset by the RESET pin or by power-on reset.

21.7.2 Cautions on detecting power failure by BTM0CY flag

The following points must be noted when counting the watch timer by using the BTM0CY flag.

(1) Updating watch

When creating a watch program using the timer carry, the watch must be updated after a power failure has been detected.

This is because the BTM0CY flag is reset to 0 because it is read after a power failure has been detected. As a result, counting of the watch is overlooked once.

(2) Watch updating processing time

Updating the watch must be completed before the next basic timer 0 carry FF setting pulse rises. This is because CE reset is executed before the watch updating processing has been completed if the CE pin goes high during watch updating processing.

For the details of (1) and (2), refer to (3) Compensating basic timer 0 carry after CE reset in 13.2.6. The following points must be noted when performing processing in case of a power failure.

(3) Timing to detect power failure

When counting the watch by using the BTM0CY flag, the BTM0CY flag must be read to detect a power failure before the next basic timer 0 carry FF setting pulse rises after the program has been started from address 0000H.

This is because, if the basic timer 0 carry FF setting time is set to, say, 10 ms, and if the power failure is detected 11 ms after the program has been started, the BTM0CY flag is overlooked once.


For further information, refer to (3) Compensating basic timer 0 carry after CE reset in 13.2.6.

Power failure detection and initial processing must be performed within the time in which the basic timer 0 carry FF is set, as shown in the example below.


This is because, if the CE pin rises and CE reset is executed during power failure processing or initial processing, the processing is stopped in midway, causing a problem.

To update the basic timer 0 carry FF setting time in the initial processing, the instruction that changes the setting time must be executed at the end of the initial processing.

This is because, if the basic timer 0 carry FF setting time is changed before the initial processing, the initial processing may not be executed to the end because CE reset may be executed.



Operation example (if CE reset timer counter is set to 1)



21.7.3 Power failure detection by RAM judgment method

By the RAM judgment method, a power failure is detected by judging whether the contents of the data memory at a specific address are a specific value when the device has been reset.

An example of a program that detects a power failure by RAM judgment method is shown below.

By the RAM judgment method, a power failure is detected by comparing an undefined value and a specific value because the contents of the data memory are undefined on application of supply voltage V_{DD} .

Therefore, a power failure may be judged by mistake by this method as described in 21.7.4 Cautions on power failure detection by RAM judgment method.

Example Program example of power failure detection by RAM judgment method

M012	MEM	0.12H	
M034	MEM	0.34H	
M056	MEM	0.56H	
M107	MEM	1.07H	
M128	MEM	1.28H	
M16F	MEM	1.6FH	
DATA0	DAT	1010B	
DATA1	DAT	0101B	
DATA2	DAT	0110B	
DATA3	DAT	1001B	
DATA4	DAT	1100B	
DATA5	DAT	0011B	
START:			
	SET2	CMP, Z	
	SUB	M012, #DATA0	; If M012 = DATA0, and
	SUB	M034, #DATA1	; M034 = DATA1, and
	SUB	M056, #DATA2	; M056 = DATA2, and
	BANK1		
	SUB	M107, #DATA3	; M107 = DATA3, and

BANK1		
SUB	M107, #DATA3	; M107 = DATA3, and
SUB	M128, #DATA4	; M128 = DATA4, and
SUB	M16F, #DATA5	; M16F = DATA5,
BANK0		
SKF1	Z	
BR	BACKUP	; branches to BACKUP

; INITIAL:

Initial processing								
MOV	M012, #DA	TA0						
MOV	M034, #DA	TA1						
MOV	M056, #DA	TA2						
BANK1								
MOV	M107, #DA	ГA3						
MOV	M128, #DA	ra4						
MOV	M16F, #DAT	A5						
BR	MAIN							

BACKUP:

Backup processing

MAIN:

Main processing

21.7.4 Cautions on power failure detection by RAM judgment method

Because the values of the data memory on application of supply voltage VDD are basically undefined, the following points (1) and (2) must be noted.

(1) Data to be compared

Where the number of bits of the data memory to be compared by the RAM judgment method is "n bits", the probability that the value of the data memory happens to match the value to be compared on application of V_{DD} is $(1/2)^n$.

In other words, a power failure detected by the RAM judgment method may be judged as a backup at a probability of $(1/2)^n$.

To minimize this probability, compare as many bits as possible.

Because the contents of the data memory on application of V_{DD} are likely to be the same value such as "0000B" and "1111B", it is recommended that the data to be compared consist of a combination of "0"s and "1"s, such as "1010B" and "0110B".

(2) Cautions on program

If V_{DD} rises from a level at which the contents of the data memory are corrupted as shown in Figure 21-17, even if the value of the data memory to be compared is normal, the other parts of the data memory may be corrupted.

If a power failure detection is performed by the RAM judgment method at this time, it is judged to be a backup. Therefore, the program must be designed so that a program loop does not occur even if the contents of the data memory are corrupted.




Figure 21-17. VDD and Corruption of Data Memory Contents

Values of data memory addresses not used for RAM judgment may be corrupted.

(3) Cautions on using RESET pin

Caution If the device is reset by the RESET pin during program execution, the data in the data memory may be corrupted.

Therefore, be careful when resetting with the RESET pin.

22. INSTRUCTION SET

22.1 Outline of Instruction Set

	h				
b14 to b11 BIN	b15		0		1
	HEX			400	
0000	0	ADD	r,m	ADD	m,#n4
0001	1	SUB	r,m	SUB	m, #n4
0010	2	ADDC	r,m	ADDC	m,#n4
0011	3	SUBC	r,m	SUBC	m,#n4
0100	4	AND	r,m	AND	m,#n4
0101	5	XOR	r,m	XOR	m,#n4
0110	6	OR	r,m	OR	m,#n4
0111	7	INC NC RORC MOVT PUSH POP GET PUT PEEK POKE BR CALL SYSCAL ^{Note} RET RETSK RETI EI DI STOP HALT NOP	AR IX r DBF,@AR AR AR DBF,p p,DBF WR,rf rf,WR @AR @AR entry		
1000	8	LD	r,m	ST	m,r
1001	9	SKE	m,#n4	SKGE	m,#n4
1010	А	MOV	@r,m	MOV	m,@r
1011	В	SKNE	m,#n4	SKLT	m,#n4
1100	С	BR	addr (page 0)	CALL	addr (page 0)
1101	D	BR	addr (page 1)	MOV	m,#n4
1110	E	BR	addr (page 2)	SKT	m,#n4
1111	F	BR	addr (page 3)	SKF	m,#n

Remark The system call instruction is not available in the μ PD17704A.

22.2 Legend

AR:	Address register
ASR:	Address stack register indicated by stack pointer
addr:	Program memory address (lower 11 bits)
BANK:	Bank register
CMP:	Compare flag
CY:	Carry flag
DBF:	Data buffer
entry:	Program memory address (bits 10 to 8, bits 3 to 0)
entry H	Program memory address (bits 10 to 8)
	Program memory address (bits 3 to 0)
h:	Halt release condition
INTEF:	Interrupt enable flag
INTR:	Register automatically saved to stack when interrupt occurs
INTSK:	Interrupt stack register
IX:	Index register
MP:	Data memory row address pointer
MPE:	Memory pointer enable flag
m:	Data memory address indicated by mR, mc
mr:	Data memory row address (higher)
mc:	Data memory column address (lower)
n:	Bit position (4 bits)
n4:	Immediate data (4 bits)
PAGE:	Page (bits 12 and 11 of program counter)
PC:	Program counter
P:	Peripheral address
рн:	Peripheral address (higher 3 bits)
p∟:	Peripheral address (lower 4 bits)
r :	General register column address
rf:	Register file address
rf _R :	Register file row address (higher 3 bits)
rfc:	Register file column address (lower 4 bits)
SGR:	Segment register (bit 13 of program counter)
SP:	Stack pointer
s:	Stop release condition
WR:	Window register
(x):	Contents addressed by x

22.3 Instruction List

Instructions	Mnemonic	Operand	Operation	Instruction Code				
				Op Code		1		
Add	ADD	r,m	$(r) \leftarrow (r) + (m)$	00000	mв	mc	r	
		m,#n4	(m) ← (m) + n4	10000	mв	mc	n4	
	ADDC	r,m	$(r) \leftarrow (r) + (m) + CY$	00010	mв	mc	r	
		m,#n4	$(m) \leftarrow (m) + n4 + CY$	10010	mв	mc	n4	
	INC	AR	$AR \leftarrow AR + 1$	00111	000	1001	0000	
		IX	$IX \leftarrow IX + 1$	00111	000	1000	0000	
Subtract	SUB	r,m	$(r) \leftarrow (r) - (m)$	00001	mв	mc	r	
		m,#n4	$(m) \leftarrow (m) - n4$	10001	mв	mc	n4	
	SUBC	r,m	$(r) \leftarrow (r) - (m) - CY$	00011	mR	mc	r	
		m,#n4	$(m) \leftarrow (m) - n4 - CY$	10011	mв	mc	n4	
Logical	OR	r,m	$(r) \leftarrow (r) \vee (m)$	00110	mR	mc	r	
operation		m,#n4	(m) ← (m) v n4	10110	mв	mc	n4	
	AND	r,m	$(r) \leftarrow (r) \land (m)$	00100	mв	mc	r	
		m,#n4	(m) ← (m) ^ n4	10100	mR	mc	n4	
	XOR	r,m	$(r) \leftarrow (r) \forall (m)$	00101	mв	mc	r	
		m,#n4	$(m) \leftarrow (m) \forall n4$	10101	mв	mc	n4	
Judge	SKT	m,#n	$CMP \leftarrow 0$, if (m) $\land n = n$, then skip	11110	mв	mc	n	
	SKF	m,#n	$CMP \leftarrow 0$, if (m) $\land n = 0$, then skip	11111	mв	mc	n	
Compare	SKE	m,#n4	(m) – n4, skip if zero	01001	mв	mc	n4	
	SKNE	m,#n4	(m) – n4, skip if not zero	01011	mв	mc	n4	
	SKGE	m,#n4	(m) – n4, skip if not borrow	11001	mв	mc	n4	
	SKLT	m,#n4	(m) – n4, skip if borrow	11011	mR	mc	n4	
Rotate	RORC	r	$\blacktriangleright CY \leftarrow (r) \ b_3 \leftarrow (r) \ b_2 \leftarrow (r) \ b_1 \leftarrow (r) \ b_0 \frown$	00111	000	0111	r	
Transfer	LD	r,m	$(r) \leftarrow (m)$	01000	mв	mc	r	
	ST	m,r	$(m) \leftarrow (r)$	11000	mв	mc	r	
	MOV	@r,m		01010	mв	mc	r	
		m, @r		11010	mв	mc	r	
		m,#n4	(m) ← n4	11101	mв	mc	n4	
	MOVT	DBF,@AR	$SP \leftarrow SP - 1$, $ASR \leftarrow PC$, $PC \leftarrow AR$, $DBF \leftarrow (PC)$, $PC \leftarrow ASR$, $SP \leftarrow SP + 1$	00111	000	0001	0000	
	PUSH	AR	$SP \leftarrow SP - 1$, $ASR \leftarrow AR$	00111	000	1101	0000	
	POP	AR	$AR \leftarrow ASR, SP \leftarrow SP + 1$	00111	000	1100	0000	
	GET	DBF,p	$DBF \leftarrow (p)$	00111	рн	1011	p∟	
	PUT	p,DBF	$(p) \leftarrow DBF$	00111	рн	1010	p∟	
	PEEK	WR,rf	$WR \leftarrow (rf)$	00111	rf _R	0011	rfc	
	POKE	rf,WR	$(rf) \leftarrow WR$	00111	rf _R	0010	rfc	

Instructions	Mnemonic	Operand	Operation	Instruction Co		n Code	
				Op Code	Operand		ł
Branch BR		addr	$PC_{10-0} \leftarrow addr, PAGE \leftarrow 0$	01100	01100 addr		
			$PC_{100} \gets addr, PAGE \gets 1$	01101			
			$PC_{100} \gets addr, PAGE \gets 2$	01110			
			$PC_{10-0} \leftarrow addr, PAGE \leftarrow 3$	01111			
		@AR	$PC \leftarrow AR$	00111	000	0100	0000
Subroutine	CALL	addr	$SP \leftarrow SP - 1$, $ASR \leftarrow PC$ $PC_{11} \leftarrow 0$, $PC_{10-0} \leftarrow addr$	11100		addr	
		@AR	$SP \leftarrow SP - 1$, $ASR \leftarrow PC$ $PC \leftarrow AR$	00111	000	0101	0000
	SYSCAL ^{Note}	entry	$\begin{array}{l} SP \leftarrow SP - 1, ASR \leftarrow PC, SGR \leftarrow 1 \\ PC_{12, 11} \leftarrow 0, PC_{10B} \leftarrow entry_{\text{H}}, PC_{74} \leftarrow 0, \\ PC_{30} \leftarrow entry_{\text{L}} \end{array}$	00111	entryн	0010	entry∟
	RET		$PC \leftarrow ASR, SP \leftarrow SP + 1$	00111	000	1110	0000
	RETSK		$PC \leftarrow ASR, SP \leftarrow SP + 1 and skip$	00111	001	1110	0000
	RETI		$PC \leftarrow ASR, INTR \leftarrow INTSK, SP \leftarrow SP + 1$	00111	010	1110	0000
Interrupt	EI		$INTEF \leftarrow 1$	00111	000	1111	0000
	DI		$INTEF \leftarrow 0$	00111	001	1111	0000
Others	STOP	S	STOP	00111	010	1111	s
	HALT	h	HALT	00111	011	1111	h
	NOP		No operation	00111	100	1111	0000

Remark The system call instruction is not available in the μ PD17704A.

22.4 Assembler (RA17K) Embedded Macro Instruction

Legend

- flag n: FLG symbol
- n: Bit number
- < >: Can be omitted

	Mnemonic	Operand	Operation	n
Embedded	SKTn	flag 1, … flag n	If (flag1) to (flag n) = all "1", then skip	$1 \le n \le 4$
macro	SKFn	flag 1, … flag n	If (flag 1) to (flag n) = all "0", then skip	$1 \le n \le 4$
	SETn	flag 1, … flag n	(flag 1) to (flag n) \leftarrow 1	$1 \le n \le 4$
	CLRn	flag 1, … flag n	(flag 1) to (flag n) $\leftarrow 0$	$1 \le n \le 4$
	NOTn	flag 1, … flag n	If (flag n) = "0", then (flag n) \leftarrow 1 If (flag n) = "1", then (flag n) \leftarrow 0	$1 \le n \le 4$
	INITFLG	<not> flag 1, ··· <<not> flag n></not></not>	If description = NOT flag n, then (flag n) \leftarrow 0 If description = flag n, then (flag n) \leftarrow 1	$1 \le n \le 4$
	BANKn		$(BANK) \leftarrow n$	0 ≤ n ≤ 15
Expanded	BRX	Label	Jump label	_
instruction	CALLX	function-name	CALL sub routine	_
	SYSCALX	function-name or expression	CALL system sub routine	—
	INITFLGX	<not inv=""> flag 1, ··· <not inv=""> flag n</not></not>	If description = NOT (or INV) flag, (flag) \leftarrow 0 If description = flag, (flag) \leftarrow 1	n ≤ 4

23. RESERVED SYMBOLS

23.1 Data Buffer (DBF)

Symbol Name	Attribute	Value	R/W	Description
DBF3	MEM	0.0CH	R/W	Bits 15 to 12 of data buffer
DBF2	MEM	0.0DH	R/W	Bits 11 to 8 of data buffer
DBF1	MEM	0.0EH	R/W	Bits 7 to 4 of data buffer
DBF0	MEM	0.0FH	R/W	Bits 3 to 0 of data buffer

23.2 System Registers (SYSREG)

Symbol Name	Attribute	Value	R/W	Description
AR3	MEM	0.74H	R/W	Bits 15 to 12 of address register
AR2	MEM	0.75H	R/W	Bits 11 to 8 of address register
AR1	MEM	0.76H	R/W	Bits 7 to 4 of address register
AR0	MEM	0.77H	R/W	Bits 3 to 0 of address register
WR	MEM	0.78H	R/W	Window register
BANK	MEM	0.79H	R/W	Bank register
IXH	MEM	0.7AH	R/W	Bits 10 through 8 of index register
MPH	MEM	0.7AH	R/W	Bits 6 through 4 of memory pointer
MPE	FLG	0.7AH.3	R/W	Memory pointer enable flag
IXM	MEM	0.7BH	R/W	Bits 7 to 4 of index register
MPL	MEM	0.7BH	R/W	Bits 3 to 0 of memory pointer
IXL	MEM	0.7CH	R/W	Bits 3 to 0 of index register
RPH	MEM	0.7DH	R/W	Bits 6 to 3 of general register pointer
RPL	MEM	0.7EH	R/W	Bits 2 to 0 of general register pointer
BCD	FLG	0.7EH.0	R/W	BCD operation flag
PSW	MEM	0.7FH	R/W	Program status word
CMP	FLG	0.7FH.3	R/W	Compare flag
CY	FLG	0.7FH.2	R/W	Carry flag
Z	FLG	0.7FH.1	R/W	Zero flag
IXE	FLG	0.7FH.0	R/W	Index enable flag

23.3 Port Registers

Symbol Name	Attribute	Value	R/W	Description
P0A3	FLG	0.70H.3	R/W	Bit 3 of port 0A
P0A2	FLG	0.70H.2	R/W	Bit 2 of port 0A
P0A1	FLG	0.70H.1	R/W	Bit 1 of port 0A
P0A0	FLG	0.70H.0	R/W	Bit 0 of port 0A
P0B3	FLG	0.71H.3	R/W	Bit 3 of port 0B
P0B2	FLG	0.71H.2	R/W	Bit 2 of port 0B
P0B1	FLG	0.71H.1	R/W	Bit 1 of port 0B
P0B0	FLG	0.71H.0	R/W	Bit 0 of port 0B
P0C3	FLG	0.72H.3	R/W	Bit 3 of port 0C
P0C2	FLG	0.72H.2	R/W	Bit 2 of port 0C
P0C1	FLG	0.72H.1	R/W	Bit 1 of port 0C
P0C0	FLG	0.72H.0	R/W	Bit 0 of port 0C
P0D3	FLG	0.73H.3	R ^{Note}	Bit 3 of port 0D
P0D2	FLG	0.73H.2	R ^{Note}	Bit 2 of port 0D
P0D1	FLG	0.73H.1	R ^{Note}	Bit 1 of port 0D
P0D0	FLG	0.73H.0	R ^{Note}	Bit 0 of port 0D
P1A3	FLG	1.70H.3	R ^{Note}	Bit 3 of port 1A
P1A2	FLG	1.70H.2	R ^{Note}	Bit 2 of port 1A
P1A1	FLG	1.70H.1	R ^{Note}	Bit 1 of port 1A
P1A0	FLG	1.70H.0	R ^{Note}	Bit 0 of port 1A
P1B3	FLG	1.71H.3	R/W	Bit 3 of port 1B
P1B2	FLG	1.71H.2	R/W	Bit 2 of port 1B
P1B1	FLG	1.71H.1	R/W	Bit 1 of port 1B
P1B0	FLG	1.71H.0	R/W	Bit 0 of port 1B
P1C3	FLG	1.72H.3	R ^{Note}	Bit 3 of port 1C
P1C2	FLG	1.72H.2	R ^{Note}	Bit 2 of port 1C
P1C1	FLG	1.72H.1	R ^{Note}	Bit 1 of port 1C
P1C0	FLG	1.72H.0	R/W	Bit 0 of port 1C

Note These are input ports. However, even if an instruction that outputs data to these ports is described, the assembler and in-circuit emulator do not output an error message. Moreover, nothing is affected in terms of operation even if such an instruction is actually executed on the device.

Symbol Name	Attribute	Value	R/W	Description
P1D3	FLG	1.73H.3	R/W	Bit 3 of port 1D
P1D2	FLG	1.73H.2	R/W	Bit 2 of port 1D
P1D1	FLG	1.73H.1	R/W	Bit 1 of port 1D
P1D0	FLG	1.73H.0	R/W	Bit 0 of port 1D
P2A2	FLG	2.70H.2	R/W	Bit 2 of port 2A
P2A1	FLG	2.70H.1	R/W	Bit 1 of port 2A
P2A0	FLG	2.70H.0	R/W	Bit 0 of port 2A
P2B3	FLG	2.71H.3	R/W	Bit 3 of port 2B
P2B2	FLG	2.71H.2	R/W	Bit 2 of port 2B
P2B1	FLG	2.71H.1	R/W	Bit 1 of port 2B
P2B0	FLG	2.71H.0	R/W	Bit 0 of port 2B
P2C3	FLG	2.72H.3	R/W	Bit 3 of port 2C
P2C2	FLG	2.72H.2	R/W	Bit 2 of port 2C
P2C1	FLG	2.72H.1	R/W	Bit 1 of port 2C
P2C0	FLG	2.72H.0	R/W	Bit 0 of port 2C
P2D2	FLG	2.73H.2	R/W	Bit 2 of port 2D
P2D1	FLG	2.73H.1	R/W	Bit 1 of port 2D
P2D0	FLG	2.73H.0	R/W	Bit 0 of port 2D
P3A3	FLG	3.70H.3	R/W	Bit 3 of port 3A
P3A2	FLG	3.70H.2	R/W	Bit 2 of port 3A
P3A1	FLG	3.70H.1	R/W	Bit 1 of port 3A
P3A0	FLG	3.70H.0	R/W	Bit 0 of port 3A
P3B3	FLG	3.71H.3	R/W	Bit 3 of port 3B
P3B2	FLG	3.71H.2	R/W	Bit 2 of port 3B
P3B1	FLG	3.71H.1	R/W	Bit 1 of port 3B
P3B0	FLG	3.71H.0	R/W	Bit 0 of port 3B
P3C3	FLG	3.72H.3	R/W	Bit 3 of port 3C
P3C2	FLG	3.72H.2	R/W	Bit 2 of port 3C
P3C1	FLG	3.72H.1	R/W	Bit 1 of port 3C
P3C0	FLG	3.72H.0	R/W	Bit 0 of port 3C
P3D3	FLG	3.73H.3	R/W	Bit 3 of port 3D
P3D2	FLG	3.72H.2	R/W	Bit 2 of port 3D
P3D1	FLG	3.73H.1	R/W	Bit 1 of port 3D
P3D0	FLG	3.73H.0	R/W	Bit 0 of port 3D

23.4 Register File (Control Registers)

Symbol Name	Attribute	Value	R/W	Description	
SP	MEM	0.81H	R/W	Stack pointer	
WDTCK	MEM	0.82H	R/W	Watchdog timer clock selection flag (can be set only once after power application)	
WDTCK1	FLG	0.82H.1	R/W	Watchdog timer clock selection flag (can be set only once after power application)	
WDTCK0	FLG	0.82H.0	R/W	Watchdog timer clock selection flag (can be set only once after power application)	
SPMEM0.8WDTCKMEM0.83WDTCK1FLG0.83WDTCK0FLG0.83WDTRESFLG0.83DBFSPMEM0.84		0.83H.3	R/W	Watchdog timer counter reset (when read: 0)	
DBFSP	MEM	0.84H	R	DBF stack pointer	
SPRSEL	MEM	0.85H	R/W	Stack overflow/underflow reset selection flag (can be set only once af power application)	
ISPRES	FLG	0.85H.1	R/W	Stack overflow/underflow reset selection flag (can be set only once after power application)	
ASPRES	FLG	0.85H.0	R/W	Stack overflow/underflow reset selection flag (can be set only once after power application)	
CECNT3	FLG	0.86H.3	R/W	CE reset timer carry counter	
CECNT2	FLG	0.86H.2	R/W	CE reset timer carry counter	
CECNT1	FLG	0.86H.1	R/W	CE reset timer carry counter	
CECNT0	FLG	0.86H.0	R/W	CE reset timer carry counter	
MOVTSEL1	FLG	0.87H.1	R/W	MOVT bit selection flag	
MOVTSEL0	FLG	0.87H.0	R/W	MOVT bit selection flag	
SYSRSP	MEM	0.88H	R	System register stack pointer	
SIO0WSTT	FLG	0.8AH.0	R	Serial interface 0 wait status judgment flag	
SBMD	FLG	0.8BH.2	R/W	I ² C bus slave transmission operation mode selection flag	
SIO0CK1	FLG	0.8BH.1	R/W	Serial interface 0 I/O clock selection flag	
SIO0CK0	FLG	0.8BH.0	R/W	Serial interface 0 I/O clock selection flag	
SIO0IMD3	FLG	0.8CH.3	R/W	Serial interface 0 interrupt mode selection flag (dummy)	
SIO0IMD2	FLG	0.8CH.2	R/W	Serial interface 0 interrupt mode selection flag (dummy)	
SIO0IMD1	FLG	0.8CH.1	R/W	Serial interface 0 interrupt mode selection flag	
SIO0IMD0	FLG	0.8CH.0	R/W	Serial interface 0 interrupt mode selection flag	
SIO0SF8	FLG	0.8DH.3	R	8-count detection flag of serial interface 0 clock counter	
SIO0SF9	FLG	0.8DH.2	R	9-count detection flag of serial interface 0 clock counter	
SBSTT	FLG	0.8DH.1	R	Serial interface 0 (I ² C mode) communication status detection flag (1: Start condition detected)	
SBBSY	FLG	0.8DH.0	R	Serial interface 0 (I ² C mode) communication status detection flag (1: Start condition detected, 0: Stop condition detected)	
SBACK	FLG	0.8EH.3	R/W`	Serial interface 0 (I ² C mode) ACK signal setting/detection flag	
SIO0NWT	FLG	0.8EH.2	R/W	Serial interface 0 wait status setting/detection flag (1: Wait status released (no wait))	
SIO0WRQ1	FLG	0.8EH.1	R/W	Bit 1 of serial interface 0 wait condition setting flag	
SIO0WRQ0	FLG	0.8EH.0	R/W	Bit 0 of serial interface 0 wait condition setting flag	

Symbol Name	Attribute	Value	R/W	Description	
SIO0CH	FLG	0.8FH.3	R/W	Serial interface 0 mode selection flag	
SB	FLG	0.8FH.2	R/W	Serial interface 0 mode selection flag	
SIO0MS	FLG	0.8FH.1	R/W	Serial interface 0 shift clock mode selection flag	
SIO0CH FLG 0.8FH.3 R/W SB FLG 0.8FH.2 R/W		R/W	Serial interface 0 transmission (TX)/reception (RX) selection flag		
PLLSCNF	FLG	0.90H.3	R/W	Swallow counter least significant bit setting flag	
PLLMD1	FLG	0.90H.1	R/W	PLL mode selection flag	
PLLMD0	FLG	0.90H.0	R/W	PLL mode selection flag	
PLLRFCK3	FLG	0.91H.3	R/W	PLL reference frequency selection flag	
PLLRFCK2	FLG	0.91H.2	R/W	PLL reference frequency selection flag	
PLLRFCK1	FLG	0.91H.1	R/W	PLL reference frequency selection flag	
PLLRFCK0	FLG	0.91H.0	R/W	PLL reference frequency selection flag	
PLLUL	FLG	0.92H.0	R&Reset	PLL unlock FF flag	
BEEP1SEL	FLG	0.93H.1	R/W	BEEP1/general-purpose port pin function selection flag	
BEEP0SEL	FLG	0.93H.0	R/W	BEEP0/general-purpose port pin function selection flag	
BEEP1CK1	FLG	0.94H.3	R/W	BEEP1 clock selection flag	
BEEP1CK0	FLG	0.94H.2	R/W	BEEP1 clock selection flag	
BEEP0CK1	FLG	0.94H.1	R/W	BEEP0 clock selection flag	
BEEP0CK0	FLG	0.94H.0	R/W	BEEP0 clock selection flag	
WDTCY	FLG	0.96H.0	R	Watchdog timer/stack pointer reset status detection flag	
BTM0CY	FLG	0.97H.0	R	Basic timer 0 carry flag	
BTM0CK1	FLG	0.98H.1	R/W	Basic timer 0 clock selection flag	
BTM0CK0	FLG	0.98H.0	R/W	Basic timer 0 clock selection flag	
SIO1TS	FLG	0.9DH.3	R/W	Serial interface 1 transmission/reception start flag	
SIO1HIZ	FLG	0.9DH.2	R/W	Serial interface 1/general-purpose port selection flag	
SIO1CK1	FLG	0.9DH.1	R/W	Serial interface 1 I/O clock selection flag	
SIO1CK0	FLG	0.9DH.0	R/W	Serial interface 1 I/O clock selection flag	
IEG4	FLG	0.9EH.3	R/W	Edge direction selection flag for INT4 pin interrupt request detection	
INT4SEL	FLG	0.9EH.2	R/W	INT4 pin interrupt request flag setting disable	
IEG3	FLG	0.9EH.1	R/W	Edge direction selection flag for INT3 pin interrupt request detection	
INT3SEL	FLG	0.9EH.0	R/W	INT3 pin interrupt request flag setting disable	
IEG2	FLG	0.9FH.2	R/W	Edge direction selection flag for INT2 pin interrupt request detection	
IEG1	FLG	0.9FH.1	R/W	Edge direction selection flag for INT1 pin interrupt request detection	
IEG0	FLG	0.9FH.0	R/W	Edge direction selection flag for INT0 pin interrupt request detection	
FCGCH1	FLG	0.0A0H.1	R/W	FGC channel selection flag	
FCGCH0	FLG	0.0A0H.0	R/W	FGC channel selection flag	
IFCGOSTT	FLG	0.0A1H.0	R	IF counter gate status detection flag (1: Open, 0: Closed)	

Symbol Name	Attribute	Value	R/W	Description	
IFCMD1	FLG	0.0A2H.3	R/W	IF counter mode selection flag (10: AMIF, 11: FCG)	
IFCMD0	FLG	0.0A2H.2	R/W	IF counter mode selection flag (00: CGP, 11: FMIF)	
IFCCK1	FLG	0.0A2H.1	R/W	IF counter clock selection flag	
IFCCK0	FLG	0.0A2H.0	R/W	IF counter clock selection flag	
IFCSTRT	FLG	0.0A3H.1	W	IF counter count start flag	
IFCRES	FLG	0.0A3H.0	W	IF counter reset flag	
ADCCH3	FLG	0.0A4H.3	R/W	A/D converter channel selection flag (dummy)	
ADCCH2	FLG	0.0A4H.2	R/W	A/D converter channel selection flag	
ADCCH1	FLG	0.0A4H.1	R/W	A/D converter channel selection flag	
ADCCH0	FLG	0.0A4H.0	R/W	A/D converter channel selection flag	
ADCMD	FLG	0.0A5H.2	R/W	A/D converter compare mode selection flag	
ADCSTT	FLG	0.0A5H.1	R	A/D converter operation status detection flag (0: End of conversion, 1: Conversion in progress)	
ADCCMP	FLG	0.0A5H.0	R	A/D converter compare result detection flag	
PWMBIT	FLG	0.0A6H.2	R/W	PWM counter bit selection flag (0: 8 bits, 1: 9 bits)	
PWMCK	FLG	0.0A6H.0	R/W	PWM timer output clock selection flag	
PWM2SEL	FLG	0.0A7H.2	R/W	PWM2/general-purpose port pin function selection flag	
PWM1SEL	FLG	0.0A7H.1	R/W	PWM1/general-purpose port pin function selection flag	
PWM0SEL	FLG	0.0A7H.0	R/W	PWM0/general-purpose port pin function selection flag	
TM3SEL	FLG	0.0A8H.3	R/W	PWM/modulo timer 3 selection flag	
TM3EN	FLG	0.0A8H.1	R/W	Modulo timer 3 count start flag	
TM3RES	FLG	0.0A8H.0	R/W	Modulo timer 3 reset flag (when read: 0)	
TM2EN	FLG	0.0A9H.3	R/W	Modulo timer 2 count start flag	
TM2RES	FLG	0.0A9H.2	R/W	Modulo timer 2 reset flag (when read: 0)	
TM2CK1	FLG	0.0A9H.1	R/W	Modulo timer 2 clock selection flag	
TM2CK0	FLG	0.0A9H.0	R/W	Modulo timer 2 clock selection flag	
TM1EN	FLG	0.0AAH.3	R/W	Modulo timer 1 count start flag	
TM1RES	FLG	0.0AAH.2	R/W	Modulo timer 1 reset flag (when read: 0)	
TM1CK1	FLG	0.0AAH.1	R/W	Modulo timer 1 clock selection flag	
TM1CK0	FLG	0.0AAH.0	R/W	Modulo timer 1 clock selection flag	
TM0EN	FLG	0.0ABH.3	R/W	Modulo timer 0 count start flag	
TMORES	FLG	0.0ABH.2	R/W	Modulo timer 0 reset flag (when read: 0)	
TM0CK1	FLG	0.0ABH.1	R/W	Modulo timer 0 clock selection flag	
ТМ0СК0	FLG	0.0ABH.0	R/W	Modulo timer 0 clock selection flag	
TM0OVF	FLG	0.0ACH.3	R	Modulo timer 0 overflow detection flag	
TM0GCEG	FLG	0.0ACH.2	R/W	Modulo timer 0 gate close input signal edge selection flag	
TM0G0EG	FLG	0.0ACH.1	R/W	Modulo timer 0 gate open input signal edge selection flag	
TM0MD	FLG	0.0ACH.0	R/W	Modulo timer 0 modulo counter/gate counter selection flag	

Symbol Name	Attribute	Value	R/W	Description	
IPSIO1	FLG	0.0ADH.3	R/W	Serial interface 1 interrupt enable flag	
IPSIO0	FLG	0.0ADH.2	R/W	Serial interface 0 interrupt enable flag	
IPTM3	FLG	0.0ADH.1	R/W	PWM timer interrupt enable flag	
IPTM2	FLG	0.0ADH.0	R/W	Modulo timer 2 interrupt enable flag	
IPTM1	FLG	0.0AEH.3	R/W	Modulo timer 1 interrupt enable flag	
IPTM0	FLG	0.0AEH.2	R/W	Modulo timer 0 interrupt enable flag	
IP4	FLG	0.0AEH.1	R/W	INT4 pin interrupt enable flag	
IP3	FLG	0.0AEH.0	R/W	INT3 pin interrupt enable flag	
IP2	FLG	0.0AFH.3	R/W	INT2 pin interrupt enable flag	
IP1	FLG	0.0AFH.2	R/W	INT1 pin interrupt enable flag	
IP0	FLG	0.0AFH.1	R/W	INTO pin interrupt enable flag	
IPCE	FLG	0.0AFH.0	R/W	CE pin interrupt enable flag	
IRQSIO1	FLG	0.0B4H.0	R/W	Serial interface 1 interrupt request detection flag	
IRQSI00	FLG	0.0B5H.0	R/W	Serial interface 0 interrupt request detection flag	
IRQTM3	FLG	0.0B6H.0	R/W	PWM timer interrupt request detection flag	
IRQTM2	FLG	0.0B7H.0	R/W	Modulo timer 2 interrupt request detection flag	
IRQTM1	FLG	0.0B8H.0	R/W	Modulo timer 1 interrupt request detection flag	
IRQTM0	FLG	0.0B9H.0	R/W	Modulo timer 0 interrupt request detection flag	
INT4	FLG	0.0BAH.3	R	INT4 pin status detection flag	
IRQ4	FLG	0.0BAH.0	R/W	INT4 pin interrupt request detection flag	
INT3	FLG	0.0BBH.3	R	INT3 pin status detection flag	
IRQ3	FLG	0.0BBH.0	R/W	INT3 pin interrupt request detection flag	
INT2	FLG	0.0BCH.3	R	INT2 pin status detection flag	
IRQ2	FLG	0.0BCH.0	R/W	INT2 pin interrupt request detection flag	
INT1	FLG	0.0BDH.3	R	INT1 pin status detection flag	
IRQ1	FLG	0.0BDH.0	R/W	INT1 pin interrupt request detection flag	
INT0	FLG	0.0BEH.3	R	INT0 pin status detection flag	
IRQ0	FLG	0.0BEH.0	R/W	INTO pin interrupt request detection flag	
CE	FLG	0.0BFH.3	R	CE pin status detection flag	
CECNTSTT	FLG	0.0BFH.1	R	CE reset counter status detection flag	
IRQCE	FLG	0.0BFH.0	R/W	CE pin interrupt request detection flag	
P0DPLD3	FLG	15.66H.3	R/W	P0D3 pin pull-down resistor selection flag	
P0DPLD2	FLG	15.66H.2	R/W	P0D2 pin pull-down resistor selection flag	
P0DPLD1	FLG	15.66H.1	R/W	P0D1 pin pull-down resistor selection flag	
				P0D1 pin pull-down resistor selection flag P0D0 pin pull-down resistor selection flag	

Symbol Name	Attribute	Value	R/W	Description
P3DGIO	FLG	15.67H.3	R/W	P3D I/O selection flag
P3CGIO	FLG	15.67H.2	R/W	P3C I/O selection flag
P3BGIO	FLG	15.67H.1	R/W	P3B I/O selection flag
P3AGIO	FLG	15.67H.0	R/W	P3A I/O selection flag
P2DBIO3	FLG	15.68H.3	R/W	P2D3 I/O selection flag (dummy)
P2DBIO2	FLG	15.68H.2	R/W	P2D2 I/O selection flag
P2DBIO1	FLG	15.68H.1	R/W	P2D1 I/O selection flag
P2DBIO0	FLG	15.68H.0	R/W	P2D0 I/O selection flag
P2CBIO3	FLG	15.69H.3	R/W	P2C3 I/O selection flag
P2CBIO2	FLG	15.69H.2	R/W	P2C2 I/O selection flag
P2CBIO1	FLG	15.69H.1	R/W	P2C1 I/O selection flag
P2CBIO0	FLG	15.69H.0	R/W	P2C0 I/O selection flag
P2BBIO3	FLG	15.6AH.3	R/W	P2B3 I/O selection flag
P2BBIO2	FLG	15.6AH.2	R/W	P2B2 I/O selection flag
P2BBIO1	FLG	15.6AH.1	R/W	P2B1 I/O selection flag
P2BBIO0	FLG	15.6AH.0	R/W	P2B0 I/O selection flag
P2ABIO3	FLG	15.6BH.3	R/W	P2A3 I/O selection flag (dummy)
P2ABIO2	FLG	15.6BH.2	R/W	P2A2 I/O selection flag
P2ABIO1	FLG	15.6BH.1	R/W	P2A1 I/O selection flag
P2ABIO0	FLG	15.6BH.0	R/W	P2A0 I/O selection flag
P1DBIO3	FLG	15.6CH.3	R/W	P1D3 I/O selection flag
P1DBIO2	FLG	15.6CH.2	R/W	P1D2 I/O selection flag
P1DBIO1	FLG	15.6CH.1	R/W	P1D1 I/O selection flag
P1DBIO0	FLG	15.6CH.0	R/W	P1D0 I/O selection flag
P0CBIO3	FLG	15.6DH.3	R/W	P0C3 I/O selection flag
P0CBIO2	FLG	15.6DH.2	R/W	P0C2 I/O selection flag
P0CBIO1	FLG	15.6DH.1	R/W	P0C1 I/O selection flag
P0CBIO0	FLG	15.6DH.0	R/W	P0C0 I/O selection flag
P0BBIO3	FLG	15.6EH.3	R/W	P0B3 I/O selection flag
P0BBIO2	FLG	15.6EH.2	R/W	P0B2 I/O selection flag
P0BBIO1	FLG	15.6EH.1	R/W	P0B1 I/O selection flag
P0BBIO0	FLG	15.6EH.0	R/W	P0B0 I/O selection flag
P0ABIO3	FLG	15.6FH.3	R/W	P0A3 I/O selection flag
P0ABIO2	FLG	15.6FH.2	R/W	P0A2 I/O selection flag
P0ABIO1	FLG	15.6FH.1	R/W	P0A1 I/O selection flag
P0ABIO0	FLG	15.6FH.0	R/W	P0A0 I/O selection flag

Symbol Name	Attribute	Value	R/W	Description	
ADCR	DAT	02H	R/W	A/D converter reference voltage setting register	
SIO0SFR	DAT	03H	R/W	Serial interface 0 presettable shift register	
SIO1SFR	DAT	04H	R/W	Serial interface 1 presettable shift register	
тмом	DAT	1AH	R/W	Timer modulo 0 register	
TM0C	DAT	1BH	R	Timer modulo 0 counter	
TM1M	DAT	1CH	R/W	Timer modulo 1 register	
TM1C	DAT	1DH	R	Timer modulo 1 counter	
TM2M	DAT	1EH	R/W	Timer modulo 2 register	
TM2C	DAT	1FH	R	Timer modulo 2 counter	
AR	DAT	40H	R/W	Address register	
DBFSTK	DAT	41H	R/W	DBF stack register	
PLLR	DAT	42H	R/W	PLL data register	
IFC	DAT	43H	R	IF counter data register	
PWMR0	DAT	44H	R/W	PWM0 data register	
PWMR1	DAT	45H	R/W	PWM1 data register	
PWMR2	DAT	46H	R/W	PWM2 data register	
ТМЗМ	DAT	46H	R/W	Timer modulo 3 register	

23.5 Peripheral Hardware Registers

23.6 Others

Symbol Name	Attribute	Value	Description
DBF	DAT	0FH	Operand of GET/PUT/MOVT/MOVTH/MOVL instruction (DBF)
IX	DAT	01H	Operand of INC instruction (IX)
AR_EPA1	DAT	8040H	Operand of CALL/BR/MOVT/MOVTH/MOVTL instruction (EPA bit on)
AR_EPA0	DAT	4040H	Operand of CALL/BR/MOVT/MOVTH/MOVTL instruction (EPA bit off)

24. ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings (T_A = 25°C)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	VDD		-0.3 to +6.0	V
Input voltage	Vi	Other than CE, INT0 to INT4, and RESET pins	-0.3 to V _{DD} + 0.3	V
		CE, INT0 to INT4, and RESET pins	-0.3 to V _{DD} + 0.6	V
Output voltage	Vo	Except P1B0 to P1B3	-0.3 to V _{DD} + 0.3	mA
Output current, high	Іон	Per pin	-8.0	mA
		Total of P2A0 to P2A2, P3A0 to P3A3, and P3B0 to P3B3	-15.0	mA
		Total of P0A0 to P0A3, P0B0 to P0B3, P0C0 to P0C3, P1D0 to P1D3, P2B0 to P2B3, P2C0 to P2C3, P2D0 to P2D2, P3C0 to P3C3, and P3D0 to P3D3	-25.0	mA
Output current, low	lol	Per pin for P1B0 to P1B3	12.0	mA
		Per pin for P1B0 to P1B3	8.0	mA
		Total of P2A0 to P2A2, P3A0 to P3A3, and P3B0 to P3B3	15.0	mA
		Total of P0A0 to P0A3, P0B0 to P0B3, P0C0 to P0C3, P1D0 to P1D3, P2B0 to P2B3, P2C0 to P2C3, P2D0 to P2D2, P3C0 to P3C3, and P3D0 to P3D3	25.0	mA
		Total of P1B0 to P1B3 pins	25.0	mA
Output voltage	VBDS	P1B0 to P1B3	14.0	V
Total power dissipation	Pt		200	mW
Operating ambient temperature	TA		-40 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Operating Range ($T_A = -40$ to $+85^{\circ}C$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage	V _{DD1}	When CPU and PLL are operating	4.5	5.0	5.5	V
	V _{DD2}	When CPU and PLL are stopped	3.5	5.0	5.5	V

Recommended Output Voltage (T_A = -40 to $+85^{\circ}$ C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output voltage	VBDS	P1B0 to P1B3			12	V

DC Characteristics (TA = -40 to $+85^{\circ}$ C, V_{DD} = 3.5 to 5.5 V)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Supply current	IDD1	When CPU is ope sine wave input to (fin = 4.5 MHz ±1%	•		1.5	3.0	mA
	Idd2	input to Xıℕ pin. (fıℕ = 4.5 MHz ±1%	When CPU and PLL are stopped with sine-wave input to X_{IN} pin. ($f_{IN} = 4.5 \text{ MHz} \pm 1\%, V_{IN} = V_{DD}$) With HALT instruction		0.7	1.5	mA
Data retention voltage	VDDR1	Crystal oscillation		3.5		5.5	V
	VDDR2	Crystal oscillation	Crystal oscillation Power failure detection by timer FF 2			5.5	V
	Vddr3	stopped	Data memory retained	2.0		5.5	V
Data retention current	DDR1	Crystal oscillation	$V_{DD} = 5 \text{ V}, \text{ Ta} = 25^{\circ}\text{C}$		2.0	4.0	μA
	DDR2	stopped			2.0	30.0	μA
Input voltage, high	Vih1	P1C3, P1D0 to P1 P2C0 to P2C3, P2	P0A0, P0B1, P0C0 to P0C3, P1A0, P1A1, P1C0 to P1C3, P1D0 to P1D3, P2A2, P2B0 to P2B3, P2C0 to P2C3, P2D0 to P2D2, P3A0 to P3A3, P3B0 to P3B3, P3C0 to P3C3, P3D0 to P3D3			Vdd	V
	VIH2		P0A1 to P0A3, P0B0, P0B2, P0B3, P2A0, P2A1, CE, 0.			Vdd	V
	VIH3	P0D0 to P0D3		0.55Vdd		VDD	V
Input voltage, low	VIL1	P0A0, P0B1, P0C0 to P0C3, P1A0, P1A1, P1C0 to P1C3, P1D0 to P1D3, P2A2, P2B0 to P2B3, P2C0 to P2C3, P2D0 to P2D2, P3A0 to P3A3, P3B0 to P3B3, P3C0 to P3C3, P3D0 to P3D3		0		0.3Vdd	V
	VIL2	P0A1 to P0A3, P0B0, P0B2, P0B3, P2A0, P2A1, CE, INT0 to INT4, RESET				0.2Vdd	V
	VIL3	P0D0 to P0D3				0.15Vdd	V
Output current, high	Іон1	P0A0 to P0A3, P0B0 to P0B3, P0C0 to P0C3, P1D0 to P1D3, P2A0 to P2A2, P2B0 to P2B3, P2C0 to P2C3, P2D0 to P2D2, P3A0 to P3A3, P3B0 to P3B3, P3C0 to P3C3, P3D0 to P3D3 VoH = VDD - 1 V		-1.0			mA
	Іон2	EO0, EO1	V _{DD} = 4.5 to 5.5 V, V _{OH} = V _{DD} - 1 V	-3.0			mA
Output current, low	Iol1	P1D0 to P1D3, P2 P2C0 to P2C3, P2	B0 to P0B3, P0C0 to P0C3, 2A0 to P2A2, P2B0 to P2B3, 2D0 to P2D2, P3A0 to PA3A, C0 to P3C3, P3D0 to P3D3 Vol = 1 V	1.0			mA
	IOL2	EO0, EO1	V_{DD} = 4.5 to 5.5 V, V_{OL} = 1 V	3.0			mA
	Іоіз	P1B0 to P1B3	Vol = 1 V	7.0			mA
Input current, high	Ін	P0D0 to P0D3 pul	led down VIN = VDD	5.0		150	μA
Output off leakage	ILO1	P1B0 to P1B3	V _{IN} = 12 V			1.0	μA
current	ILO2	EO0, EO1	$V_{IN} = V_{DD}, V_{IN} = 0 V$			±1.0	μA
Input leakage current, high	Іцн	Input pin	$V_{\text{IN}} = V_{\text{DD}}$			1.0	μΑ
Input leakage current, low	ILIL	Input pin	V _{IN} = 0 V			-1.0	μA

AC Characteristics (TA = -40 to +85°C, VDD = 5 V \pm 10%)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Operating frequency	fin1	VCOL pin, MF mode, sine-wave input $V_{\text{IN}} = 0.1 V_{\text{p-p}} ^{\text{Note}} \label{eq:VCOL}$	0.5		3	MHz
	fin2	VCOL pin, HF mode, sine-wave input $V_{\text{IN}} = 0.1 V_{\text{p-p}} ^{\text{Note}} \label{eq:VCOL}$	10		40	MHz
	fіnз	VCOH pin, VHF mode, sine-wave input $V_{\text{IN}} = 0.1 V_{\text{p-p}} ^{\text{Note}} \label{eq:VCOH}$	60		130	MHz
	fin4	AMIFC pin, sine-wave input $V_{\text{IN}} = 0.15 V_{\text{p-p}} ^{\text{Note}} \label{eq:Vin}$	0.4		0.5	MHz
	fin5	FMIFC pin, FMIF count mode, sine-wave input $V_{\text{IN}} = 0.20 V_{\text{p-p}}$	10		11	MHz
	fine	FMIFC pin, AMIF count mode, sine-wave input $V_{\text{IN}} = 0.15 V_{\text{p-p}}$	0.4		0.5	MHz
SIO0 input frequency	fin7	External clock			1	MHz
SIO1 input frequency	fina	External clock			0.7	MHz

Note The condition of sine wave input $V_{IN} = 0.1V_{p-p}$ is the rated value when the μ PD17704A, 17705A, 17707A, 17708A, or 17709A is operating alone. Where influence of noise must be taken into consideration, operation under input amplitude conditions of $V_{IN} = 0.15V_{p-p}$ is recommended.

A/D Converter Characteristics (T_A = -40 to +85°C, V_{DD} = 5 V \pm 10%)


Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
A/D conversion total error		8 bits				±3.0	LSB
A/D conversion total error		8 bits	$T_A = 0$ to $85^{\circ}C$			±2.5	LSB

Reference Characteristics (T_A = +25°C, V_{DD} = 5.0 V)

Parameter	Symbol	Conditions		TYP.	MAX.	Unit
Supply current	Іддз	When CPU and PLL are operating with sine-wave input to VCOH pin $(f_{IN} = 130 \text{ MHz}, V_{IN} = 0.3V_{p-p})$		6.0	12.0	mA

25. PACKAGE DRAWING

80-PIN PLASTIC QFP (14x14)



NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
А	17.2±0.4
В	14.0±0.2
С	14.0±0.2
D	17.2±0.4
F	0.825
G	0.825
Н	0.30±0.10
I	0.13
J	0.65 (T.P.)
к	1.6±0.2
L	0.8±0.2
М	$0.15\substack{+0.10 \\ -0.05}$
Ν	0.10
Р	2.7±0.1
Q	0.1±0.1
R	5°±5°
S	3.0 MAX.
	S80GC-65-3B9-6

Remark The dimensions and materials of the ES model are the same as those of the mass-produced model.

★ 26. RECOMMENDED SOLDERING CONDITIONS

The μ PD17704A, 17705A, 17707A, 17708A, and 17709A should be soldered and mounted under the following recommended conditions.

For details of the recommended soldering conditions, refer to the document Semiconductor Device **Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, contact an NEC sales representative.

Table 26-1. Surface Mounting Type Soldering Conditions

(1) μ PD17704AGC-xxx-3B9: 80-pin plastic QFP (14 × 14) μ PD17705AGC-xxx-3B9: 80-pin plastic QFP (14 × 14)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds MAX. (at 210°C or higher.), Count: Three times or less	IR35-00-3
VPS	Package peak temperature: 215°C, Time: 40 seconds MAX. (at 200°C or higher.), Count: Three times or less	VP15-00-3
Wave soldering	Solder bath temperature: 260°C MAX., Time: 10 seconds MAX., Count: Once, Preheating temperature: 120°C MAX. (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300°C MAX., Time: 3 seconds MAX. (per pin row)	—

Caution Do not use different soldering methods together (except for partial heating).

(2) μ PD17707AGC-xxx-3B9: 80-pin plastic QFP (14 × 14) μ PD17708AGC-xxx-3B9: 80-pin plastic QFP (14 × 14) μ PD17709AGC-xxx-3B9: 80-pin plastic QFP (14 × 14)


Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds MAX. (at 210°C or higher.), Count: Twice or less	IR35-00-2
VPS	Package peak temperature: 215°C, Time: 40 seconds MAX. (at 200°C or higher.), Count: Twice or less	VP15-00-2
Wave soldering	Solder bath temperature: 260°C MAX., Time: 10 seconds MAX., Count: Once, Preheating temperature: 120°C MAX. (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300°C MAX., Time: 3 seconds MAX. (per pin row)	—

Caution Do not use different soldering methods together (except for partial heating).

APPENDIX A. CAUTIONS ON CONNECTING CRYSTAL RESONATOR

When using the system clock oscillator, wire the portion enclosed by the dotted lines in the figure below as follows to prevent adverse influence from wiring capacity.

- Keep the wiring length as short as possible.
- If capacitances C1 and C2 are too high, the oscillation start characteristics may be degraded or current consumption may increase.
- Generally, connect a trimmer capacitor for adjusting the oscillation frequency to the X_{IN} pin. Depending on the crystal resonator to be used, however, the oscillation stability differs. Therefore, evaluate the crystal resonator actually used.
- The crystal oscillation frequency cannot be accurately adjusted when an emulation probe is connected to the Xout and Xin pin, because of the capacitance of the probe. Adjust the frequency while measuring the VCO oscillation frequency.



APPENDIX B. DEVELOPMENT TOOLS

The following development tools are available for development of programs for the μ PD17709A.

Hardware

Name	Outline
In-circuit emulator (IE-17K-ET ^{Note 1})	IE-17K-ET is an in-circuit emulator that can be used with any model in the 17K Series. IE-17K-ET is connected to a host machine, which is PC-9800 series or IBM PC/AT [™] , with RS-232C. By using these in-circuit emulators with a system evaluation board (SE board) corresponding to each model, these emulators operate as emulators specific to a model. When man-machine interface software <i>SIMPLEHOST[™]</i> is used, a more sophisticated debugging environment can be created.
SE board (SE-17709)	SE-17709 is an SE board for the μ PD17709A Subseries. This board can be used alone to evaluate a system, or in combination with an in-circuit emulator for debugging.
Emulation probe (EP-17K80GC)	EP-17K80GC is an emulation probe for the μ PD17709A Subseries. By using this probe with EV- 9200GC-80 ^{Note 2} , the SE board and target system are connected.
Conversion socket (EV-9200GC-80 ^{Note 2})	EV-9200GC-80 is a conversion socket for 80-pin plastic QFP (14×14). It is used to connect the EP-17K80GC and target system.
PROM programmer (PG-1500)	PG-1500 is a PROM programmer supporting μ PD17P709A. It can program the μ PD17P709A when connected with the PG-1500 adapter PA-17KDZ and programmer adapter PA-17P709GC.
Programmer adapter (PA-17P709GC)	PA-17P709GC is an adapter to program the μ PD17P709A. It is used with PG-1500.

- Notes 1. External power supply type
 - 2. One EV-9200GC-80 is supplied with the EP-17K80GC. Five EV-9200GC-80 are also available as a set.
- **Remark** Third-party PROM programmers AF-9703, AF-9704, AF-9705, and AF-9706 are available from Ando Electric Co., Ltd. Use these programmers with programmer adapter PA-17P709GC. For details, consult Ando Electric Co., Ltd. (TEL: +8-44-549-7300).

Software

Name	Outline	Host Machine	OS	Media	Parts Number	
17K Series assembler	RA17K is an assembler that can be commonly used with 17K Series.	PC-9800 series	Japanese Windows [™]	3.5" 2HD	μSAA13RA17K	
(RA17K)	To develop programs for the μ PD17709A, this RA17K and a device file (AS17707) are used in combination.		IBM PC/AT	Japanese Windows	3.5" 2HC	μSAB13RA17K
		compatibles	English Windows		μSBB13RA17K	
Device file (AS17707)	AS17707 is a device file for the μ PD17709A Subseries.	PC-9800 series	Japanese Windows	3.5" 2HD	μSAA13AS17707	
	It is used with the assembler common to the 17K Series (RA17K).	IBM PC/AT	Japanese Windows	3.5" 2HC	μSAB13AS17707	
		compatibles	English Windows		μSBB13AS17707	
Support software	SIMPLEHOST is man-machine interface software that runs on	PC-9800 series	Japanese Windows	3.5" 2HD	μSAA13ID17K	
(SIMPLEHOST)	Windows when a program is developed by using an in-circuit	IBM PC/AT	Japanese Windows	3.5" 2HC	μSAB13ID17K	
	emulator and personal computer.	compatibles	English Windows		μSBB13ID17K	

- NOTES FOR CMOS DEVICES —

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- · Ordering information
- Product release schedule
- Availability of related technical literature
- · Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC EI Benelu: Eindho Tel: 04 Fax: 04
NEC E
Velizy- Tel: 01 Fax: 01
NEC E
Madrid Madrid Tel: 09 Fax: 09
NEC El Scandir Taeby, Tel: 08

lectronics (Germany) GmbH x Office oven. The Netherlands 10-2445845 40-2444580

Electronics (France) S.A. Villacoublay, France -3067-5800 1-3067-5899

Electronics (France) S.A. d Office I, Spain 91-504-2787 91-504-2860

lectronics (Germany) GmbH inavia Office Sweden Tel: 08-63 80 820 Fax: 08-63 80 388

NEC Electronics Hong Kong Ltd. Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd. Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd. Novena Square, Singapore Tel: 253-8311 Fax: 250-3583

NEC Electronics Taiwan Ltd. Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951

NEC do Brasil S.A. **Electron Devices Division** Guarulhos-SP, Brasil Tel: 11-6462-6810 Fax: 11-6462-6829

J01.2

Purchase of NEC I²C components conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips.

SIMPLEHOST is a trademark of NEC Corporation.

Windows is either a registered trademark or trademark of Microsoft Corporation in the United States and/ or other countries.

PC/AT is a trademark of International Business Machines Corporation.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

- The information in this document is current as of October, 2001. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
 risks of damage to property or injury (including death) to persons arising from defects in NEC
 semiconductor products, customers must incorporate sufficient safety measures in their design, such as
 redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades: "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).