## 4-BIT SINGLE-CHIP MICROCONTROLLER WITH LCD CONTROLLER/DRIVER AND A/D CONVERTER FOR INFRARED REMOTE CONTROL TRANSMITTERS

## DESCRIPTION

The $\mu$ PD17201A, 17207 is a 4-bit single-chip microcontroller, used for infrared remote control transmitters, which in-tegrates an LCD controller/driver, A/D converter, and remote controller carrier generator circuit on a single chip.

For the CPU, this microcontroller employs the 17 K architecture of the general-purpose register method, and it can directly execute operations between data memory addresses which would have been conventionally executed by an accumulator. In addition, all the instructions are 16-bit, 1-word instructions, enabling efficient programming.

A one-time PROM model, $\mu$ PD17P207, to which data can be written only once is also available. This one-time PROM model is useful for program evaluation of the $\mu$ PD17201A or 17207.

Detalied functionins are described in the following manual. Be sure to read this manual when designing your system.
$\mu$ PD172xx Subseries User's Manual: IEU-1317

## FEATURES

- 17K architecture : General-purpose register method
- Program memory (ROM)
: $3072 \times 16$ bits ( $\mu$ PD17201A)
$4096 \times 16$ bits ( $\mu$ PD17207)
- Data memory (RAM) : $336 \times 4$ bits (including LCD register $36 \times 4$ bits)
- Infrared remote controller carrier generator (REM output)
- LCD controller/driver : Up to 136 segments can be displayed
. Common pins : 4 (2 can be used as segment pins)
. Segment pins : 34
- Voltage booster circuit for driving LCD : LCD drive voltage can be adjusted from 2.4 to 5.4 V with external resistor
- 8-bit A/D converter : 4 channels (successive approximation method in software)
- 8-bit timer : 1 channel
- Watch timer/watchdog timer : 1 channel (WDOUT output)
- 3-line serial interface : 1 channel
- External interrupt pin (INT) : 1
- I/O pin : 20 (including INT)
- Instruction execution time : $4 \mu \mathrm{~s}$ (main clock: $\mathrm{fx}=4 \mathrm{MHz}$ ) $488 \mu$ s (subclock: $\mathrm{fxt}=32.768 \mathrm{kHz}$ )
- Supply voltage
: VDD $=2.2$ to 5.5 V (main clock: $f x=4 \mathrm{MHz}$ )
: $\mathrm{V}_{\mathrm{DD}}=2.0$ to 5.5 V (subclock $: ~ f \times T=32.768 \mathrm{kHz}$ )

Unless otherwise specified, the $\mu$ PD17207 is treated as the representative model throughout this documents.

## APPLICATIONS

- Infrared remote controller for air conditioner
- Infrared remote controller with LCD display


## ORDERING INFORMATION

| Part Number | Pakcage |
| :--- | :--- |
| $\mu$ PD17201AGF-xxx-3B9 | 80-pin plastic QFP $(14 \mathrm{~mm} \times 20 \mathrm{~mm})$ |
| $\mu$ PD17207GF-xxx-3B9 | 80-pin plastic QFP $(14 \mathrm{~mm} \times 20 \mathrm{~mm})$ |

Remark xxx indicates the ROM code number.

## TABLE OF CONTENTS

1. PIN CONFIGURATION (TOP VIEW) ..... 6
2. BLOCK DIAGRAM ..... 8
3. PINS FUNCTIONS ..... 9
3.1 PIN IDENTIFICATION ..... 9
3.2 EQUIVALENT CIRCUITS OF PINS ..... 11
3.3 PROCESSING OF UNUSED PINS ..... 12
3.4 NOTES ON USING RESET AND INT PINS ..... 13
4. MEMORY SPACE ..... 14
4.1 PROGRAM COUNTER (PC) ..... 14
4.2 PROGRAM MEMORY (ROM) ..... 14
4.3 STACK ..... 15
4.4 DATA MEMORY (RAM) ..... 17
4.5 REGISTER FILE (RF) ..... 25
5. PORTS ..... 28
5.1 PORT OA ..... 28
5.2 PORT OB ..... 28
5.3 PORT OC ..... 28
5.4 PORT OD ..... 28
5.5 PORT 1A ..... 29
5.6 INT PIN ..... 29
5.7 PORT CONTROL REGISTER ..... 30
6. CLOCK GENERATOR CIRCUIT ..... 33
6.1 SWITCHING SYSTEM CLOCK ..... 34
6.2 MAIN CLOCK OSCILLATION CONTROL FUNCTION ..... 34
7. 8-BIT TIMER AND REMOTE CONTROLLER CARRIER GENERATOR CIRCUIT ..... 35
7.1 CONFIGURATION OF THE 8-BIT TIMER (WITH MODULO FUNCTION) ..... 35
7.2 FUNCTION OF THE 8-BIT TIMER (WITH MODULO FUNCTION) ..... 37
7.3 REMOTE CONTROLLER CARRIER GENERATOR ..... 38
8. WATCH TIMER/WATCHDOG TIMER ..... 43
8.1 CONFIGURATION OF WATCH TIMER/WATCHDOG TIMER ..... 43
8.2 FUNCTION OF WATCH TIMER/WATCHDOG TIMER ..... 44
8.3 WATCHDOG TIMER OPERATION TIMING ..... 45
9. A/D CONVERTER ..... 46
9.1 CONFIGURATION OF A/D CONVERTER ..... 46
9.2 FUNCTION OF A/D CONVERTER ..... 47
9.3 CONTROL REGISTERS OF A/D CONVERTER ..... 48
9.4 OPERATION IN A/D CONVERSION MODE ..... 50
9.5 OPERATION IN COMPARE MODE ..... 52
10. SERIAL INTERFACE ..... 54
10.1 SERIAL INTERFACE FUNCTION ..... 54
10.2 SERIAL INTERFACE OPERATION ..... 54
11. LCD CONTROLLER/DRIVER ..... 58
11.1 CONFIGURATION OF LCD CONTROLLER/DRIVER ..... 58
11.2 FUNCTIONS OF LCD CONTROLLER/DRIVER ..... 59
11.3 DISPLAY MODE REGISTER ..... 59
11.4 LCD REGISTER ..... 63
11.5 SEGMENT SIGNALS AND COMMON SIGNALS ..... 67
11.6 VOLTAGE BOOSTER CIRCUIT FOR LCD DRIVER ..... 70
12. INTERRUPT FUNCTIONS ..... 72
12.1 INTERRUPT SOURCES ..... 72
12.2 HARDWARE OF INTERRUPT CONTROL CIRCUIT ..... 72
12.3 INTERRUPT SEQUENCE ..... 77
13. STANDBY FUNCTIONS ..... 78
13.1 HALT MODE ..... 78
13.2 CONDITIONS OF EXECUTING AN HALT INSTRUCTION ..... 80
13.3 STOP MODE ..... 81
13.4 CONDITIONS OF EXECUTING AN HALT INSTRUCTION ..... 82
14. RESET ..... 83
14.1 RESET BY RESET SIGNAL INPUT ..... 83
14.2 RESET BY WATCHDOG TIMER ( $\overline{\operatorname{RESET}}$ AND $\overline{\text { WDOUT PINS CONNECTED) }}$ ..... 83
14.3 RESET BY STACK POINTER (RESET AND WDOUT PINS CONNECTED) ..... 83
15. ASSEMBLER RESERVED WORDS ..... 85
15.1 MASK OPTION DIRECTIVES ..... 85
15.2 RESERVED SYMBOLS ..... 86
16. INSTRUCTION SET ..... 94
16.1 OUTLINE OF INSTRUCTION SETS ..... 94
16.2 LEGEND ..... 95
16.3 LIST OF INSTRUCTION SETS ..... 96
16.4 ASSEMBLER (AS17K) EMBEDDED MACROINSTRUCTIONS ..... 98
17. ELECTRICAL SPECIFICATIONS ..... 99
18. PERFORMANCE CURVE (REFERENCE VALUE) ..... 106
19. EXAMPLE OF APPLICATION CIRCUIT ..... 110
20. PACKAGE DRAWINGS ..... 111
21. RECOMMENDED SOLDERING CONDITIONS ..... 113
APPENDIX A. DIFFERENCES BETWEEN $\mu$ PD17P207 AND $\mu$ PD17201A/17207 ..... 114
APPENDIX B. FUNCTIONAL COMPARISON OF $\mu$ PD17201A/17207 RELATED PRODUCTS ..... 115
APPENDIX C. DEVELOPMENT TOOLS ..... 116

## 1. PIN CONFIGURATION (TOP VIEW)



| Pin Name |  | REM | Remote controller transfer output |
| :---: | :---: | :---: | :---: |
| $A D C 0-A D C 3 ~_{3}$ | : A/D converter input | RESET | Reset signal input |
| CAPH, CAPL | Booster capacitor connection | $\overline{\text { SCK }}$ | Serial clock 1/O |
| COMo-COM 3 | : LCD common signal output | SI | Serial data input |
| GND, GNDADC | Ground | SO | Serial data output |
| INT | : External interrupt request signal input | TMOUT | Timer output |
| LCD0-LCD ${ }_{3}$ | : LCD segment signal output | Vadc | A/D converter power supply |
| LED | : Remote controller transfer display output | Vdd | Power supply |
| P0Ао-РОАз | : I/O port | Vlcdo-Vlcda : | LCD driver voltage output |
| P0Bo-P0B3 | : I/O port | Vlcdo | LCD driver reference voltage adjustment |
| P0Co-P0C3 | : I/O port | Vreg | Voltage regulator output |
| P0Do-P0D3 | : I/O port | WDOUT | Overrun detection output |
| P1Ao-P1A2 | : I/O port | Xin, Xout | Main clock oscillator circuit |
|  |  | XTin, XTout : | Subclock oscillator circuit |

## 2. BLOCK DIAGRAM



## 3. PINS FUNCTIONS

### 3.1 PIN IDENTIFICATION

| Pin No. | Symbol | Function | Output Type | On Reset |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} 76 \\ 77 \\ 78 \\ 79 \\ 80 \\ 1 \\ \text { \| } \\ 32 \\ 34 \end{gathered}$ | $\begin{gathered} \mathrm{COM}_{0} \\ \mathrm{COM}_{1} \\ \mathrm{LCD}_{35} / \mathrm{COM}_{2} \\ \mathrm{LCD}_{34} / \mathrm{COM}_{3} \\ \mathrm{LCD}_{33} \\ \mathrm{LCD}_{32} \\ \mid \\ \mathrm{LCD}_{1} \\ \mathrm{LCD}_{0} \end{gathered}$ | Common/segment signal outputs of the LCD driver. These common and segment signal outputs are selected by LCDMD3 to LCDMD0 of the register file. <br> - $\mathrm{COM}_{0}$ to $\mathrm{COM}_{3}$ <br> - Common signal outputs of the LCD driver <br> - $L^{2} D_{35}$ to $L C D_{0}$ <br> - Segment signal outputs of the LCD driver | cMOS, push-pull | - |
| 33 | GND | Device ground | - | - |
| 35 | $V_{\text {adc }}$ | Positive power supply of the A/D converter (VADC should be equal to $\mathrm{V}_{\mathrm{Dd} .}$ ) | - | - |
| $\begin{gathered} 36 \\ \text { । } \\ 39 \end{gathered}$ | $\begin{gathered} \mathrm{ADC}_{0} \\ \text { । } \\ \mathrm{ADC}_{3} \end{gathered}$ | Analog inputs of the A/D converter (8-bit resolution) | - | - |
| 40 | GNDadi | Ground of the A/D converter | - | - |
| 41 | INT | External interrupt request signal (Input). <br> The interrupt request is generated at the rising edge of this signal. | - | Input |
| $\begin{gathered} 42 \\ \text { । } \\ 45 \end{gathered}$ | $\begin{gathered} \mathrm{POA} 0 \\ \text { । } \\ \mathrm{POA} \end{gathered}$ | 4-bit I/O port (enabling setting of inputs or outputs in 4-bit units) (Grouped I/O). <br> Each of these pins has a pull-up resistor. | CMOS, push-pull | Input |
| $\begin{gathered} 46 \\ \mid \\ 49 \end{gathered}$ | $\begin{gathered} \mathrm{POB} 0 \\ \text { । } \\ \mathrm{POB}_{3} \end{gathered}$ | 4-bit I/O port (enabling setting of inputs or outputs in 4-bit units). (Grouped I/O). | N -channel, open-drain | Input |
| $\begin{gathered} 50 \\ \text { । } \\ 53 \end{gathered}$ | $\begin{gathered} \mathrm{POC}_{0} \\ \text { । } \\ \mathrm{POC}_{3} \end{gathered}$ | 4-bit I/O port (enabling setting of inputs or outputs in 4-bit units). (Grouped I/O). | N -channel, open-drain | Input |
| $\begin{aligned} & 54 \\ & 55 \\ & 56 \\ & 57 \end{aligned}$ | $\begin{gathered} \text { POD } 0 / L E D \\ \text { POD } / \text { TMOUT } \\ \mathrm{POD}_{2} \\ \mathrm{POD}_{3} \end{gathered}$ | Port 0D/LED output or port 0D/8-bit timer output. <br> POD 0 and LED outputs are switched by NRZEN of the register file. POD1 and 8-bit timer outputs are switched by TMOE of the register file. <br> - POD 0 to POD <br> - 4-bit I/O port <br> - Enabling setting of inputs or outputs of each bit (Bitwise I/O) <br> - LED <br> - Outputs NRZ signal in synchronization with infrared remote controller signal (REM) <br> - Outputs high level while remote controller carrier is output from REM pin <br> - TMOUT <br> - Output of the 8 -bit timer | CMOS, <br> push-pull | Input |

(cont'd)

| Pin No. | Symbol | Function | Output Type | On Reset |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 58 \\ & 59 \\ & 60 \end{aligned}$ | $\begin{gathered} \mathrm{P} 1 \mathrm{~A}_{0} / \overline{\mathrm{SCK}} \\ \mathrm{P} 1 \mathrm{~A}_{1} / \mathrm{SO} \\ \mathrm{P} 1 \mathrm{~A}_{2} / \mathrm{SI} \end{gathered}$ | Port 1A or serial interface. <br> Port 1A and serial interface are switched by SIOEN of the register file. <br> - P1Ao to P1A2 <br> - 3-bit I/O port <br> - Enabling setting of inputs or outputs of 3 bits <br> (Grouped I/O). <br> - SCK, SO, SI <br> - $\overline{\text { SCK }}$ : Serial clock I/O <br> - SO : Serial data output <br> - SI : Serial data input | CMOS, <br> push-pull | Input |
| 61 | REM | Signal output to an infrared remote controller. Active-high output. | CMOS, push-pull | Low-level output |
| 62 | Vdd | Positive power supply | - | - |
| $\begin{aligned} & 63 \\ & 64 \end{aligned}$ | Xin <br> Xout | These pins are connected to a $4-\mathrm{MHz}$ ceramic or crystal oscillator for main clock oscillation. | - | (Oscillation stops) |
| 65 | RESET | System reset input. <br> System is reset when low level is input to this pin. While this pin is low, oscillation of main clock is stopped. <br> A pull-up resistor can be connected by mask option. | - | Input |
| 66 | $V_{\text {reg }}$ | Output of the voltage regulator for the subclock oscillation circuit. Connect external $0.1-\mu \mathrm{F}$ capacitor to this pin when using the subclock. | - | - |
| 67 | $\overline{\text { WDOUT }}$ | Output for detection of a program overrun. <br> This pin outputs a low level when an overflow in the watchdog timer or an overflow/underflow in the stack is detected. <br> Connect this pin to the RESET pin | N -ch open drain | Highimpedance |
| $\begin{aligned} & 68 \\ & 69 \end{aligned}$ | $\begin{aligned} & \text { XTin } \\ & \text { XTout } \end{aligned}$ | These pins are connected to a $32.768-\mathrm{kHz}$ crystal oscillator for subclock oscillation. | - | (Oscillates) |
| 71 | Vlcdi | Input to regulate the reference voltage to LCD driver. | - | - |
| $\begin{aligned} & 70 \\ & 72 \\ & 73 \end{aligned}$ | Vlcdo <br> VlcD1 <br> Vlcd2 | Reference voltage outputs to LCD driver. <br> - Vlcdo: Reference voltage output <br> - VLCD1: Doubler output (Two times the reference voltage) <br> - Vlcdz: Tripler output (Three times the reference voltage) | - | - |
| $\begin{aligned} & 74 \\ & 75 \end{aligned}$ | CAPH <br> CAPL | These pins are connected to a capacitor to boost the LCD drive voltage. | - | - |

### 3.2 EQUIVALENT CIRCUITS OF PINS

The followings are equivalent circuits (partially simplified) of the respective pins of the $\mu$ PD17207.
(1) POA

(2) $P O B$

(3) POC

(4) P0D, P 1 A

(5) $\overline{\mathrm{RESET}}$


Schmitt trigger input with hysteresis characteristics
(6) INT


Schmitt trigger input with hysteresis characteristics

### 3.3 PROCESSING OF UNUSED PINS

Process unused pins as follows:

Table 3-1 Processing of Unused Pins
(a) Port pins

| Pin Name |  | Recommended Processing of Unused Pins |  |
| :--- | :--- | :--- | :--- |
| Input mode |  | POA | Internally |
| Externally |  |  |  |
|  | POC | (Connect pull-up resistor.) | Open. |
|  | POD, P1A | - | Directly connect to GND. |
| Output mode | POA (CMOS port) | - | Connect each pin to VDD or GND <br> via resistor |
|  | P0D, P1A (CMOS port) | Open. |  |
|  | POB, POC (N-ch open-drain port) | Outputs high level. |  |

Note When pulling this pin up (connecting the pin to Vod via resistor) or down (connect the pin to GND via resistor), exercise care not to decrease the drive capability or increase the power consumption of the port. When a high resistance is used for pulling up or down, make sure that noise is not superimposed on the pin.
(b) Pins other than port pins

| Pin Name | I/O Format | Recommended Processing of Unused Pin |
| :---: | :---: | :---: |
| $\mathrm{ADCo}_{0} \mathrm{ADC}_{3}$ | Input | Directly connect to GND. |
| CAPH, CAPL | Output | Open |
| $\mathrm{COM}_{0}, \mathrm{COM}_{1}, \mathrm{COM}_{2} / \mathrm{LCD}_{35}, \mathrm{COM}_{3} / \mathrm{LCD}_{34}$ | Output | Open |
| INT ${ }^{\text {Note }}$ | Input | Directly connect to GND. |
| LCD0-LCD ${ }_{3}$ | Output | Open |
| REM | Output | Open |
| V ${ }_{\text {dic }}$ | - | Directly connect to VDo. |
| V ${ }_{\text {cldo- }{ }^{\text {VLcd }} \text { 2 }}$ | Output | Open |
| V lcdo | - | Directly connect to Vdd or VLcdo. |
| WDOUT | Output | Directly connect to GND. |
| Xin, XTin | Input | Directly connect to GND. |
| Xout | - | Directly connect to VDo. |
| XTout | - | Directly connect to Vreg. |

Note Because the INT pin is also used as a test mode setting pin, directly connect this pin to GND when it is not used.

Cautions 1. It is recommended to fix the input or output mode and the output level of the pin by repeatedly setting them in each loop of the program.
2. Stop the voltage booster circuit by using the display mode register when the LCD driver/ controller is not in use.

### 3.4 NOTES ON USING RESET AND INT PINS

In addition to the functions shown in 3.1 PIN IDENTIFICATION, the RESET and INT pins also have a function to set a test mode (for IC testing) in which the internal operations of the $\mu$ PD17207are tested.

When a voltage higher than Vod is applied to either of these pins, the test mode is set. This means that, even during ordinary operation, the $\mu$ PD17207 may be set in the test mode if a noise exceeding VDD is applied.

For example, if the wiring length of the RESET or INT pin is too long, noise superimposed on the wiring line of the pin may cause the above problem.

Therefore, keep the wiring length of these pins as short as possible to suppress the noise; otherwise, take noise preventive measures as shown below by using external components.

- Connect diode with low $V_{F}$ between $V_{d D}$ and RESET/INT pin

- Connect capacitor between Vdd and RESET/INT pin



## 4. MEMORY SPACE

### 4.1 PROGRAM COUNTER (PC)

The program counter (PC) specifies an address of the program memory (ROM).
The program counter is a 12-bit binary counter as shown in Fig. 4-1.
Its contents are initialized to address 0000 H at reset.

Fig. 4-1 Configuration of Program Counter


### 4.2 PROGRAM MEMORY (ROM)

The configuration of the program memory of the $\mu$ PD17201A/17207 is as follows:

| Part Number | Capacity | Address |
| :---: | :---: | :---: |
| $\mu$ PD17201A | $3072 \times 16$ bits | $0000 \mathrm{H}-0 \mathrm{BFFH}$ |
| $\mu$ PD17207 | $4096 \times 16$ bits | $0000 \mathrm{H}-0 \mathrm{FFFH}$ |

The program memory stores a program, interrupt vector table, and fixed data table.
The program memory is addressed by the program counter.
Fig. 4-2 shows the program memory map. The entire range of the program memory can be addressed by the BD addr, BR @AR, CALL @AR, MOVT DBF, and @AR instructions. Note, however, that the subroutine entry addresses that can be specified by the CALL addr instruction are from 0000H to 07FFH.

Fig. 4-2 Program Memory Map


### 4.3 STACK

A stack is a register to save a program return address and the contents of system registers (to be described later) when a subroutine is called or when an interrupt is accepted.

### 4.3.1 Stack Configuration

A stack consists of a stack pointer (a 3-bit binary counter), five 12-bit address stack registers (ASR), and three 7-bit interrupt stack registers (INTSK). Refer to Fig. 4-3.

The stack pointer specifies the addresses of the address stack registers.
The value of this pointer is initialized to 5 H at reset.
When the value of the stack pointer is 6 H or 7 H , the $\overline{\text { WDOUT }}$ pin goes low.

Fig. 4-3 Stack Configuration

| Stack Pointer (SP) |  |  | $\begin{aligned} & \mathrm{OH} \\ \longrightarrow & \end{aligned}$ | Address Stack Registers (ASR) |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| b2 | $\mathrm{b}_{1}$ | bo |  | b11 | b10 | b9 | b8 | $\mathrm{b}_{7}$ | b6 | b5 | b4 | b3 | b2 | $\mathrm{b}_{1}$ | bo |
| SPb2 | SPb1 | SPbo |  |  |  |  | Address stack register 0 |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  | Address stack register 1 |  |  |  |  |  |  |  |  |
|  |  |  | $\rightarrow 2 \mathrm{H}$ |  |  |  | Address stack register 2 |  |  |  |  |  |  |  |  |
|  |  |  | $\rightarrow 3 \mathrm{H}$ |  |  |  | Address stack register 3 |  |  |  |  |  |  |  |  |
|  |  |  | $\rightarrow 4 \mathrm{H}$ |  |  |  | Address stack register 4 |  |  |  |  |  |  |  |  |
| WDOUT pin goes low when the contents of the stack pointer are $6 \mathrm{H}-7 \mathrm{H}$. |  |  | $-5 \mathrm{H}$ |  |  |  |  |  | Und | ined |  |  |  |  |  |
|  |  |  | -6H |  |  |  |  |  | Und | ined |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  | Und | ined |  |  |  |  |  |


|  | Interrupt Stack Registers (INTSK) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OH | BANKSK0 | BCDSK0 | CMPSK0 | CYSKO | ZSK0 | IXESKO |
| 1H | BANKSK1 | BCDSK1 | CMPSK1 | CYSK1 | ZSK1 | IXESK1 |
| 2 H | BANKSK2 | BCDSK2 | CMPSK2 | CYSK2 | ZSK2 | IXESK2 |

Fig. 4-4 Stack Pointer

| RF: address 01 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :---: | :---: | :---: | :---: |
|  | 0 | SP |  |  |
| Read/write | R/W |  |  |  |
| Initial value at reset | 0 | 1 | 0 | 1 |

Read $=R$, Write $=W$

### 4.3.2 Function of Stack

The address stack register stores a return address when the subroutine call instruction or table reference instruction (first instruction cycle) is executed or when an interrupt is accepted. It also stores the contents of the address registers (ARs) when a stack manipulation instruction (PUSH AR) is executed.

The $\overline{\text { WDOUT }}$ pin goes low if a subroutine call or interrupt exceeding 5 levels is executed.
The interrupt stack register (INTSK) saves the contents of the bank register (BANK) and program status word (PSWORD) when an interrupt is accepted. The saved contents are restored when an interrupt return (RETI) instruction is executed.

INTSK saves data each time an interrupt is accepted, but the data stored first is lost if more than $\mathbf{3}$ levels of interrupts occur.

### 4.3.3 Stack Pointer (SP) and Interrupt Stack Pointer

Table 4-1 shows the operations of the stack pointer (SP).
The stack pointer can take eight values, $0 \mathrm{H}-07$. Because there are only five stack registers available, however, the WDOUT pin goes low if the value of SP is 6 or greater.

Table 4-1 Operations of Stack Pointer

| Instruction | Value of Stack Pointer (SP) | Counter of Interrupt Stack Register |
| :--- | :---: | :---: |
| CALL addr |  |  |
| CALL @AR |  |  |
| MOVT DBF, @AR | -1 | 0 |
| (1st Instruction Cycle) <br> PUSH AR | -1 | -1 |
| When Interrupt Is Accepted |  |  |
| RET | +1 | 0 |
| RETSK |  |  |
| MOVT DBF, @AR |  |  |
| $(2 n d ~ I n s t r u c t i o n ~ C y c l e) ~$ |  |  |
| POP AR |  |  |
| RETI |  |  |

### 4.4. DATA MEMORY (RAM)

Data memory (random access memory) stores data for operations and control. It can be read-/write-accessed by instructions.

### 4.4.1 Memory Configuration

Figure 4-4 shows the configuration of the data memory (RAM).
The data memory consists of three "banks": BANK0, BANK1, and BANK2.
In each bank, every 4 bits of data is assigned an address. The higher 3 bits of the address indicate a "row address" and the lower 4 bits of the address indicate a "column address". For example, a data memory location indicated by row address 1 H and column address 0 AH is termed a data memory location at address 1 AH . Each address stores data of 4 bits (= a "nibble").

In addition, the data memory is divided into following six functional blocks:
(1) System register (SYSREG)

A system register (SYSREG) is resident on addresses 74 H to 7 FH (12 nibbles long) of each bank. In other nibbles, each bank has a system register at its addresses 74 H to 7 FH .
(2) Data buffer (DBF)

A data buffer is resident on addresses 0 CH to 0 FH (4 nibbles long) of bank 0 of data memory.
The reset value is 0320 H .
(3) General register (GR)

A general register is resident on any row (16 nibbles long) of any bank of data memory.
The row address of the general register is indicated by the general pointer (RP) in the system register (SYSREG).
(4) LCD segment data register (LCD register)

A register sets the segment output data of LCD.
Refer to 11. LCD CONTROLLER/DRIVER.
An LCD segment data register is resident on addresses 40 H to 63 H (36 nibbles long) of BANK0 of data memory.
(5) Port register

A port data register is resident on addresses 70 H to 73 H ( 12 nibbles) of each bank of data memory.
However, addresses 71 H to 73 H of BANK1 and addresses 70 H to 73 H of BANK2 are assigned nothing.
Therefore, a port data register is substantially 4 nibbles long.
The reset value is 0 .
(6) General-purpose data memory

The general-purpose data memory area is an area of the data memory excluding the system register area, the LCD register area, and the port register area. This memory area has a total of 300 nibbles ( 76 nibbles in BANK0 and 224 nibbles in BANK1 and BANK2).

Fig. 4-5 Configuration of Data Memory




### 4.4.2 System Registers (SYSREG)

The system registers are registers that are directly related to control of the CPU. These registers are mapped to addresses $74 \mathrm{H}-7 \mathrm{FH}$ on the data memory and can be referenced regardless of bank specification.

The system registers include the following registers:

Address registers (AR0-AR3)
Window register (WR)
Bank register (BANK)
Memory pointer enable flag (MPE)
Memory pointers (MPH, MPL)
Index registers (IXH, IXM, IXL)
General register pointers (RPH, RPL)
Program status word (PSWORD)

Fig. 4-6 Configuration of System Register


### 4.4.3 General Register (GR)

A general register is a 16-word register on the data memory and used for arithmetic operations and transfer of data to and from the data memory.
(1) Configuration of general register

Figure 4-7 shows the configuration of the general register.
A general register occupies 16 nibbles ( $16 \times 4$ bits) on a selected row address of the data memory.
The row address is selected by the general register pointer (RP) of the system register. The RP having five significant bits can point to any row address in the range of OH to 7 H of each bank (BANK0 to BANK2).
(2) Functions of the general register

The general register enables an arithmetic operation and data transfer between the data memory and a selected general register by a single instruction. As a general register is a part of the data memory, you can say that the general register enables arithmetic operation and data transfer between two locations of the data memory. Similarly, the general register can be accessed by a Data Memory Manipulation instruction as it is a part of the data memory.

Fig. 4-7 Configuration of General Registers


### 4.4.4 Data Buffer (DBF)

The data buffer on the data memory is used for data transfer to and from peripheral hardware and for storage of data during table reference.
(1) Functions of the Data Buffer

The data buffer has two major functions: a function to transfer to and from hardware and a function to read constant data from the program memory (for table reference). Figure 4-8 shows the relationship between the data buffer and peripheral hardware.

Fig. 4-8 Data Buffer and Peripheral Hardware


Table 4-2 Relations between Peripheral Hardware and Data Buffer

| Peripheral Hardware | Peripheral Registers Transferring Data with Data Buffer |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Name | Symbol | Peripheral <br> Address | Data Buffer Used | Execution of Put/Get |
| Serial Interface | Shift Register | SIOSFR | 01H | DBF0, DBF1 | Both PUT \& GET |
| 8-bit Timer | 8 -bit counter | TMC | 02H | DBF0, DBF1 | Only GET |
|  | 8 -bit modulo register | TMM | 02H | DBF0, DBF1 | Only PUT |
| Remote Controller Carrier Generator Circuit | NRZ low-level period setting modulo register | NRZLTMM | 03H | DBF0, DBF1 | Both PUT \& GET |
|  | NRZ high-level period setting modulo register | NRZHTMM | 04H | DBF0, DBF1 | PUT (Clears bits 2 and 3 of DBF1 to 0.) GET (Always clears bits 2 and 3 of DBF1 to 0 .) |
| A/D Converter | A/D converter internal reference voltage setting register | ADCR | 05H | DBF0, DBF1 | Both PUT \& GET |
| Address Register | Address register | AR | 40 H | DBF0-DBF3 | PUT (Bits 0-3 of AR3 are don't care.) <br> GET (Always clears bits $0-3$ of AR3 to 0. ) |

(2) Table reference

A MOVT instruction reads constant data from a specified location of the program memory (ROM) and sets it in the data buffer.
The function of the MOVT instruction is explained below.
MOVT DBF,@AR: Reads data from a program memory location pointed to by the address register (AR) and sets it in the data buffer (DBF).

(3) Note on using data buffer

When transferring data to/from the peripheral hardware via the data buffer, the unused peripheral addresses, write-only peripheral registers (only when executing PUT), and read-only peripheral registers (only when executing GET) must be handled as follows:

- When device operates

Nothing changes even if data is written to the read-only register.
If the unused address is read, an undefined value is read. Nothing changes even if data is written to that address.

- Using 17K Series assembler

An error occurs if an instruction is executed to read a write-only register.
Again, an error occurs if an instruction is executed to write data to a read-only register.
An error also occurs if an instruction is executed to read or write an unused address.

- If an in-circuit emulator (IE-17K or IE-17K-ET) is used (when instruction is executed for patch processing) An undefined value is read if an attempt is made to read the data of a write-only register, but an error does not occur.
Nothing changes even if data is written to a read-only register, and an error does not occur.
An undefined value is read if an unused address is read; nothing changes even if data is written to this address. An error does not occur.


### 4.5 REGISTER FILE (RF)

The register file mainly consists of registers that set the conditions of the peripheral hardware.
These registers can be controlled by dedicated instructions PEEK and POKE, and the embedded macro instructions of AS17K, SETn, CLRn, and INITFLG.

### 4.5.1 Configuration of Register File

Fig. 4-9 shows the configuration of the register file and how the register file is accessed by the PEEK and POKE instructions.

The control registers are controlled by using dedicated instructions PEEK and POKE. Since the control registers are assigned to addresses $00 \mathrm{H}-3 \mathrm{FH}$ regardless of the bank, the addresses $00 \mathrm{H}-3 \mathrm{FH}$ of the general-purpose data memory cannot be accessed when the PEEK or POKE instruction is used.

The addresses that can be accessed by the PEEK and POKE instructions are the addresses $00 \mathrm{H}-3 \mathrm{FH}$ of the control registers and $40 \mathrm{H}-7 \mathrm{FH}$ of the general-purpose data memory. The register file consists of these addresses.

The control registers are assigned to addresses $80 \mathrm{H}-\mathrm{BFH}$ on the IE-17K to facilitate debugging.

Fig. 4-9 Configuration of Register File and Accessing Register File by PEEK and POKE Instructions


### 4.5.2 Control Registers

The control registers consists of a total of 64 nibbles ( $64 \times 4$ bits) of the addresses $00 \mathrm{H}-3 \mathrm{FH}$ of the register file.
Of these, however, only 20 nibbles are actually used. The remaining 44 nibbles are unused registers that are inhibited from being read or written.

When the "PEEK WR, rf" instruction is executed, the contents of the register file addressed by "rf" are read to the window register.

When the "POKE rf, WR" instruction is executed, the contents of the window register are written to the register file addressed by "rf".

When using the 17 K series assembler, the macro instructions listed below, which are embedded as flag type symbol manipulation instructions, can be used. The macro instructions allow the contents of the register file to be manipulated in bit units.

For the configuration of the control register, refer to Fig. 15-1 Register File List.

```
SETn : Sets flag to "1"
CLRn : Sets flag to "0"
SKTn : Skips if all flags are "1"
SKFn : Skips if all flags are "0"
NOTn : Complements flag
INITFLG: Initializes flag
```


### 4.5.3 Notes on Using Register Files

When using the register files, bear in mind the points described below. For details, refer to $\mu$ PD172xx Subseries User's Manual.
(1) When manipulating control registers (read-only and unused registers)

When manipulating the read-only ( R ) and unused control registers by using the assembler or in-circuit emulator, keep in mind the following points:

- When device operates

Nothing changes even if data is written to the read-only register.
If the unused register is read, an undefined value is read; nothing is changed even if data is written to this register.

- Using 17K series assembler

An error occurs if an instruction is executed to write data to the read-only register.
An error also occurs if an instruction is executed to read or write the unused address.

- When an in-circuit emulator (IE-17K or IE-17K-ET) is used (when instruction is executed for patch processing)
Nothing changes even if data is written to the read-only register, and an error does not occur.
An undefined value is read if the unused address is read; nothing changes even if data is written to this address. An error does not occur.
(2) Symbol definition of register file

An error occurs if a register file address is directly specified as a numeral by the operand "rf" of the "PEEK WR, rf" or "POKE rf, WR" instruction if the 17K Series Assembler is being used.
Therefore, the addresses of the register file must be defined in advance as symbols.
To define the addresses of the control registers as symbols, define them as the addresses $80 \mathrm{H}-\mathrm{BFH}$ of BANK0. The portion of the register file overlapping the data memory ( $40 \mathrm{H}-7 \mathrm{FH}$ ), however, can be defined as symbols as is.

## 5. PORTS

### 5.1 PORT OA

This port is a 4-bit I/O port. The four bits of this port are assigned all inputs or all outputs. This assignment is performed by POAGIO of the register file. Transferring data from and to this port is performed via the POA port register (address 70H of BANKO).

This port is set in the input mode at reset.
This port can release the standby mode when the standby mode has been set and if all the bits of the port are not set at high level.

This port is connected to the pull-up resistor regardless of whether the input or output mode is specified.

### 5.2 PORT OB

This port is a 4-bit I/O port. The four bits of this port are assigned all inputs or all outputs. This assignment is performed by POBGIO of the register file. Transferring data from and to this port is performed via the POB port register (address 71 H of BANKO).

This port is set in the input mode at reset.
This port can release the standby mode when the standby mode has been set and if all the bits of the port are not at low level.

In the output mode, this port requires an external pull-up resistor because it works as an N-ch open-drain output.

### 5.3 PORT OC

This port is a 4-bit I/O port. The four bits of this port are assigned all inputs or all outputs. This assignment is performed by POCGIO of the register file. Transferring data from and to this port is performed via the POC port register (address 72 H of BANKO).

This port is set in the input mode at reset.
In the output mode, this port requires an external pull-up resistor because it works as an N-ch open-drain output.

### 5.4 PORT OD

This port works as a 4-bit I/O port, an LED output, and an external signal output for the 8-bit timer.
One of these functions is selected by NRZEN and TMOE of the register file.
(1) Using the whole port as a 4-bit I/O port

The pins of this port can be individually assigned input or output. This assignment is performed by PODBIO3 to PODBIOO of the register file. Transferring data from and to this port is performed via the POD (address 73 H of BANK0).
(2) Using the PODo pin as an LED output

The LED output pin and the I/O port (POD0) pins are selected by NRZEN. The LED output pin outputs an NRZ signal in synchronization with the REM output.
(3) Using the P0D1 pin as an external signal output for the 8-bit timer

The external signal output pin for the 8 -bit timer and the I/O port ( $\mathrm{P} 0 \mathrm{D}_{1}$ ) pins are selected by TMOE.

### 5.5 PORT 1A

This port works as a 3-bit general I/O port and as serial interface. The I/O port or serial interface is selected by SIOEN of the register file.
(1) Using the port 1 A as a 3-bit I/O port

The three bits of the port 1 A can be assigned all inputs or all outputs. This assignment is performed by P1AGIO of the register file. Transferring data from and to this port is performed via the P1A (address 70H of BANK1).
(2) Using port 1 A as serial interface

Serial interface or the I/O port ( $\mathrm{P} 1 \mathrm{~A}_{0}, \mathrm{P} 1 \mathrm{~A}_{1}$, and $\mathrm{P} 1 \mathrm{~A}_{2}$ ) is selected by SION.

### 5.6 INT PIN

This pin inputs an external interrupt request signal. At the rising edge of the signal input to this pin, the IRQ flag (RF: address 3DH, bit 1 ) is set.

The status of the pin can be read by using the INT flag (RF: address 0FH, bit 0). When a high level is input to the INT pin, the INT flag is set to " 1 "; when a low level is input, the INT flag is reset to " 0 " (refer to Fig. 12-1 INT Flag).

Table 5-1 Relations between Port Registers and Pins


Notes 1. When the NRZEN and TMOE flags are set to 1, the output latch is accessed both when these port pins are read and when they are written, regardless of whether the input or output mode is set.
2. When the SIOEN flag is set to 1 , these pins serve as serial interface pins. In this case, the statuses of the pins are read when the pins are read, regardless of the input or output mode. Data written to these pins is invalid.

### 5.7 PORT CONTROL REGISTER

### 5.7.1 Switching between Input and Output of Grouped I/O Port

A grouped I/O port is a port whose four bits are assigned all inputs or all outputs at a time. Grouped I/O ports are POA, POB, POC, P0D, and P1A. Their selection of inputs or outputs is performed by the following I/O control register. When the bits of each port are assigned from inputs to outputs, its output latch is output to the port.

Fig. 5-1 I/O Control Register for Grouped I/O Ports

| RF: Address 37H | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :---: | :---: | :---: | :---: |
|  | P1AGIO | P0CGIO | P0BGIO | P0AGIO |
| Read/write | R/W | R/W | R/W | R/W |
| Default at reset | 0 | 0 | 0 | 0 |

R: Read, W: Write

POAGIO

|  | Function |
| :---: | :--- |
| 0 | Places port OA in input mode |
| 1 | Places port OA in output mode |


|  | Function |
| :---: | :--- |
| 0 | Places port OB in input mode |
| 1 | Places port OB in output mode |


|  | Function |
| :--- | :--- |
| 0 | Places port 0C in input mode |
| 1 | Places port 0C in output mode |


|  | Function |
| :---: | :--- |
| 0 | Places port 1A in input mode |
| 1 | Places port 1A in output mode |

### 5.7.2 Switching between Input and Output of Bitwise I/O Port

A bitwise I/O port is a port whose four bits are individually assigned inputs or output. The $\mu$ PD17207 supports only one bitwise I/O port: POD. The bitwise input/output selection is performed by the following I/O control register. When the bits of this port are assigned from inputs to outputs, output latches of P0A, P0B, P0C, P0D, and P1A are output to the corresponding ports.

Fig. 5-2 I/O Control Register for Bitwise I/O Ports


### 5.7.3 Switching among Port, Timer Output, and LED Output

The functions of port OD (port, timer output, and LED output) are selected by settings of the TMOE and NRZEN bits of register file (TMOE for POD 1 and NRZEN for P0Do). Refer to Fig. 5-3.

### 5.7.4 Switching between Port and Serial Interface

The functions of port 1A (port and serial interface) are selected by settings of the SIOEN bit of register file. Refer to Fig. 5-3.

The mode of serial interface is controlled by SIOTS (bit 3 of address 22 H ), SIOHIZ (bit 2 of address 22 H ), SIOCK1 (bit 1 of address 22 H ), and SIOCKO (bit 0 of address 22 H ) of register file.

Fig. 5-3 Input/Output Control Register for Selection of Port, Timer Output, LED Output, and Serial Interface

| RF: Address 23H | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :---: | :---: | :---: | :---: |
|  | 0 | NRZEN | TMOE | SIOEN |
| Read/write | R | R/W | R/W | R/W |
| Default at reset | 0 | 0 | 0 | 0 |

R: Read, W: Write

- SIOEN

|  | Function |
| :--- | :--- |
| 0 | Uses port 1A as I / O port |
| 1 | Uses port 1A as serial interface |


|  | Function |
| :--- | :--- |
| 0 | Uses POD1 as I / O port |
| 1 | Uses POD1 external signel output for 8-bit timer's |


|  | Function |
| :---: | :--- |
| 0 | Uses PODo as I/ O port |
| 1 | Uses PODo as LED output |

## 6. CLOCK GENERATOR CIRCUIT

The $\mu$ PD17207 contains two types of oscillator circuits: the main clock (X) and the subclock (XT) oscillator circuits. The clock oscillated by either of the circuits can be used as the system clock.

Figure 6-1 shows the configuration of the system clock control register.
Whether the main or subclock is used as the system clock is specified by the SYSCK flag (RF: address 02H, bit 1). By resetting the XEN flag (RF: address 02 H , bit 0 ), oscillation of the main clock can be stopped to reduce current dissipation.

To use the subclock, be sure to connect a $0.1-\mu \mathrm{F}$ capacitor to the $\mathrm{V}_{\text {reg }}$ pin to stabilize the oscillation of the subclock. When the subclock is not used (which is specified by mask option), connect the XTin pin to GND, and XTout pin to Vreg pin.

Fig. 6-1 System Clock Control Register


| Specifies mask option |  | Initial value at reset |  | Remark |
| :--- | :--- | :---: | :---: | :---: |
| Main clock | Subclock | SYSCK | XEN |  |
| Used (USEX) | Used (USEXT) | 1 | 1 | Value can be changed ${ }^{\text {Note }}$ |
|  | Not used (NOXT) | 1 | 1 |  |
| Not used (NOX) | Used (USEXT) | 0 | 0 | (Nhang |

Note SYSCK cannot be changed to 1 and XEN cannot be changed to 0 .

### 6.1 SWITCHING SYSTEM CLOCK

The system clock can be switched between the main clock and subclock by using the SYSCK flag (RF: address 02H, bit 1) as shown in Fig. 6-1.
(1) Switching from main clock to subclock

The system clock can be changed from the main clock to subclock by resetting the SYSCK flag to " 0 ". When NOXT is set by mask option, however, the subclock cannot be selected (SYSCK and XEN cannot be reset to "0").

Caution When turning on the power, make sure that a sufficient time elapses to stabilize the oscillation of the subclock (confirm that the IRQWTM flag (RF: address 3CH, bit 2) is set by the program at a specific cycle).
(2) Switching from subclock to main clock

The system clock can be changed from the subclock to the main clock by setting the SYSCK flag to "1". When NOX is set by mask option, however, the main clock cannot be selected (SYSCK and XEN cannot be set to " 1 ").

## Caution Before setting the SYSCK flag, make sure that at least 10 ms elapses after the XEN flag has

 been set to "1" so that the oscillation stabilizes.
### 6.2 MAIN CLOCK OSCILLATION CONTROL FUNCTION

When the subclock is used as the system clock, oscillation of the main clock can be controlled by manipulating the XEN flag (RF: address 02 H , bit 0 ).

If the system clock is changed from the subclock to main clock (by setting the SYSCK flag) after the main clock is started (by setting the XEN flag), make sure that an oscillation stabilization time of about 10 ms elapses.

## Caution Do not manipulate the XEN and SYSCK flags simultaneously (execute the POKE instruction twice).

## 7. 8-BIT TIMER AND REMOTE CONTROLLER CARRIER GENERATOR CIRCUIT

The 8-bit timer is mainly used to generate the leader pulse of the remote controller signal, and to output codes. Operations of timers are controlled by the GET instruction, the PUT instruction, and registers on the register file.

### 7.1 CONFIGURATION OF THE 8-BIT TIMER (WITH MODULO FUNCTION)

Figure 7-1 shows the functional block diagram of the 8 -bit timer.
The 8-bit timer consists of an 8-bit counter (TMC), an 8-bit modulo register (TMM), a comparator which compares the contents of the timer with the contents of the modulo register, and a selector which selects a count clock of the 8-bit timer.

Starting/stopping of the 8-bit timer and resetting of the 8-bit counter are controlled by TMEN (bit 3 of address 33H) and TMRES (bit 2 of address 33 H ) of the register file. The count clock of the 8 -bit timer is selected by TMCK1 (bit 1 of address 33 H ) and TMCK0 (bit 0 of address 33 H ) of the register file.

The contents of the 8-bit counter are read via the data buffer (DBF) by the GET instruction. The user cannot write any value in the 8 -bit counter. The user can set a value in the modulo register by the PUT instruction via the data buffer (DBF).

The user cannot read the contents of the modulo register. As the 8 -bit counter (TMC) and the modulo register (TMM) use an identical address, the CPU accesses the 8 -bit counter to read and the 8 -bit modulo register to write.

When the current count value of the counter and the value of the modulo register coincide with each other, the interrupt request flag (IRQTM: address 3EH, bit 0 ) is set, reflecting the output of the POD1/TMOUT pin.

TMOUT is initialized and outputs a high level when TMRES is set.

TMC


| Address | At reset | R/W |
| :---: | :---: | :---: |
| Peripheral register: 02 H | 00 H | R |

TMM


| Address | At reset | R/W |
| :---: | :---: | :---: |
| Peripheral register: 02 H | FFH | W |

## Caution Do not clear TMM to 0 (IRQTM cannot be set.)

Fig. 7-1 Configuration of 8-Bit Timer and Remote Controller Carrier Generator Circuit


Remarks 1. fsys (system clock frequency): fx or fxt
2. TMM, TMC, NRZLTMM and NRZHTMM are peripheral register.

### 7.2 FUNCTION OF THE 8-BIT TIMER (WITH MODULO FUNCTION)

Fig. 7-2 8-Bit Timer Control Register


Note This bit is always set to 1 when the STOP mode is released.

### 7.3 REMOTE CONTROLLER CARRIER GENERATOR

The $\mu$ PD17207 is equipped with a circuit to generate carriers for the remote controller.
This circuit consists of a 6-bit counter, a modulo register (NRZHTMM) to determine an NRZ high-level period, a modulo register (NRZLTMM) to determine an NRZ low-level period, and a comparator.

A carrier duty factor and a carrier frequency are determined by the contents of these modulo registers. The values of the high- and low-level periods are set in the corresponding modulo registers via the data buffers (DBF).

A clock signal input to the 6-bit counter is obtained by dividing the frequency of the system clock signal by two (e.g, 2 MHz with a system clock of 4 MHzfx or 16.384 kHz with a system clock of $\mathrm{fxt}=32.768 \mathrm{kHz}$ ).

Modulo registers NRZHTMM and NRZLTMM are respectively resident on peripheral addresses 04 H and 03 H . These registers can be written by the PUT instruction and read by the GET instruction

### 7.3.1 Remote Controller Signal Output Control

The output of the REM pin which outputs carriers is controlled by NRZ (bit 0, address 12 H of the register file), NRZBF (bit 0 , address 11 H of the register file), and an 8 -bit timer.

While NRZ is " 1 ", the REM pin outputs a carrier signal generated by the remote controller carrier generator. While NRZ is " 0 ", the output of the REM pin is low. The contents of the NRZBF are automatically set in the NRZ flag by an interrupt signal generated by the 8-bit timer. When data is set in the NRZBF flag in advance, the status of the output of the REM pin varies in synchronization with the counting operation of the 8-bit timer.

The content of the NRZ flag is output to the LED pin. Namely, the LED pin outputs a high-level signal when NRZ is " 1 " and a low-level signal when NRZ is " 0 ".

If the 8 -bit timer generates an interrupt signal when the output of the REM pin is high, that is, when NRZ is " 1 " and a carrier signal is high, the output of the REM pin does not match the contents of NRZ until the carrier signal goes low.

This operation is required to hold the pulse width of high carrier pulses constant. (See Fig. 7-3.)
When NRZ is " 0 ", the carrier generation circuit stops. In a system using the output of the remote controller carrier generator as a clock signal for the 8-bit timer, clock pulses are continuously supplied even after NRZ has become "0".

Fig. 7-3 Remote Controller Carrier Output


Note This is the value when (TMCK1, TMCKO) $\neq(1,1)$.
The value when $($ TMCK1, $\operatorname{TMCKO})=(1,1)$ differs depending on the manipulation of NRZ.
If NRZ is set to 1 by an instruction, the width of the first high-level pulse may be narrowed. If NRZ is set by means of transfer from NRZBF, the delay in the above chart is equivalent to the low-level pulse width of the carrier clock.

Fig. 7-4 Register to Control Output Signals of the Remote Controller


| RF: Address 11H | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | NRZBF |
| Read / write | R | R | R | $\mathrm{R} / \mathrm{W}$ |
| Default at reset | 0 | 0 | 0 | 0 |

R: Read, W: Write

NRZBF

| 0 | NRZ buffer bit. Contents of this bit are transferred |
| :--- | :--- |
| 1 | to NRZ by interrupt signal generated by 8 -bit timer. |

Fig. 7-5 Input/Output Control Register for Port/Timer Output, LED Output, and Serial Interface


### 7.3.2 Setting a Carrier Frequency and a Duty Factor

Frequency division ratio $\ell$ necessary for obtaining carrier frequency fc can be calculated by the following expression where the frequency of main clock $(X)$ is $f x$.

$$
\ell=\mathrm{fx} /(2 \times \mathrm{fc})
$$

Set the following values to the modulo register to divide $\ell$ into duty factors $\mathrm{m}: \mathrm{n}$.
High-level period setting value (NRZHTMM) $=\ell \times m /(m+n)-1$
Low-level period setting value $($ NRZLTMM $)=\ell \times n /(m+n)-1$

Example: Where $\mathrm{fx}=4 \mathrm{MHz}, \mathrm{fc}=38 \mathrm{kHz}$, and duty factor $=1 / 3(\mathrm{~m}: \mathrm{n}=1: 2)$
$\ell=4 \mathrm{MHz} /(2 \times 38 \mathrm{kHz}) \fallingdotseq 52.6$
Therefore, the values of the modulo registers are as follows:
High-level period (NRZHTMM) $\fallingdotseq 17(11 \mathrm{H})$
Low-level period (NRZLTMM) $\fallingdotseq 34(22 \mathrm{H})$
Calculating the carrier frequency with these values,
$\mathrm{fc}=\mathrm{fx} /(2 \mathrm{x} \ell)=4 \mathrm{MHz} /(2 \times 53) \fallingdotseq 37.74 \mathrm{kHz}$
$($ where $\ell=(17+1)+(34+1)=53)$

Table 7-1 Example of Carrier Frequency ( $\mathrm{fx}=\mathrm{fsys}=4 \mathrm{MHz}$ )

| Set Value |  | $\mathrm{th}(\mu \mathrm{s})$ | $\mathrm{tL}(\mu \mathrm{s})$ | $1 / \mathrm{fc}(\mu \mathrm{s})$ | $\mathrm{fc}(\mathrm{kHz})$ | Duty |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NRZHTMM | NRZLTMM |  |  | 1.0 | 1000 | $1 / 2$ |
| 00 H | 00 H | 0.5 | 0.5 | 2.5 | 400 | $2 / 5$ |
| 01 H | 02 H | 1.0 | 1.5 | 5.0 | 200 | $1 / 2$ |
| 04 H | 04 H | 2.5 | 2.5 | 10.0 | 100 | $1 / 2$ |
| 09 H | 09 H | 5.0 | 5.0 | 16.5 | 60.6 | $1 / 2$ |
| 0 FH | 10 H | 8.0 | 8.5 | 25.0 | 40.0 | $1 / 3$ |
| 0 FH | 21 H | 8.0 | 17.0 | 26.0 | 38.5 | $1 / 3$ |
| 11 H | 21 H | 9.0 | 17.0 | 26.5 | 37.7 | $1 / 3$ |
| 11 H | 22 H | 9.0 | 17.5 | 40.0 | 25.0 | $1 / 3$ |
| 19 H | 35 H | 13.0 | 27.0 | 64.0 | 15.6 | $1 / 2$ |
| 3 FH | 3 FH | 32.0 | 32.0 |  |  |  |



### 7.3.3 Countermeasures against Noise during Transmission (Carrier Output)

When a signal is transmitted from the transmitter of a remote controller, a peak current of 0.5 to 1 A may flow through the infrared LED. Since two batteries are usually used as the power source of the transmitter, several $\Omega$ of equivalent resistance ( $r$ ) exists in the power source as shown in Fig. 7-6. This resistance increases from 10 to $20 \Omega$ if the supply voltage drops to 2 V . While the carrier is output from the REM pin (while the infrared LED lights), therefore, a high-frequency noise may be generated on the power lines due to the voltage fluctuation that may take place especially during switching.

To minimize the influence on the microcontroller of this high-frequency noise, take the following measures:
(1) Separate the power lines of the microcontroller from the power lines of the infrared LED with the terminals of the batteries at the center. Use thick power lines and keep the wiring short.
(2) Locate the oscillator as close as possible to the microcontroller and shield it with GND lines (as indicated by the portion inside the dotted line in the figure below).
(3) Locate the capacitor for stabilization of the power supply closely to the power lines of the microcontroller. Also, use a capacitor to eliminate high-frequency noise.
(4) To prevent data from changing, do not execute an interrupt that requires read/write processing and stack, such as key scan interrupt, and the CALL/RET instruction, while the carrier is output.
(5) To improve the reliability in case of program hang-up, use the watchdog timer (connect the $\overline{\text { WDOUT }}$ and RESET pins).

Fig. 7-6 Example of Countermeasures against Noise


Remarks 1. The INT and $\overline{\text { RESET }}$ pins are multiplexed with test pins (refer to 3.4 NOTES ON USING $\overline{\text { RESET }}$ AND INT PINS).
2. In this figure, the $\overline{\mathrm{RESET}}$ pin is connected to a pull-up resistor by mask option.

## 8. WATCH TIMER/WATCHDOG TIMER

The watch timer is used to generate a watch interrupt signal and a signal to reset the watchdog timer.

### 8.1 CONFIGURATION OF WATCH TIMER/WATCHDOG TIMER

Figure 8-1 shows the functional block diagram of the watch timer/watchdog timer.
As shown in Fig. 8-1, the watch timer consists of two selectors, A and B, and a frequency divider. Selector A selects the divided output ( $\mathrm{fx} / 2^{7}$ ) of the $32.768-\mathrm{kHz}$ subclock oscillator (XT) output or of the main clock oscillator (X) output as the source clock by using mask option. Selector B selects a frequency to be used as an interrupt signal. The divider creates a frequency of the source clock.

Resetting the watch timer and the operation of selector B is controlled by WTMRES (address 03 H, bit 1 ) and WTMMD (address 03 H , bit 2) of the register file.

The watchdog timer is reset by WDTRES (address 03 H , bit 3) of the register file.
If the subclock ( fxT ) is the source clock, the watch timer count cannot be stopped. Therefore, the subclock does not stop but continues to oscillate even when the CPU is in the STOP mode.

If the divided output of the main clock ( $\mathrm{fx} / 2^{7}$ ) is the source clock (when the subclock is not used), the watch timer stops when the CPU is set in the STOP mode.

Fig. 8-1 Configuration of Watch Timer/Watchdog Timer


Remark ( ) indicates the value when the subclock is used.

Note The source clock of the watch timer/watchdog timer is fixed as follows by mask option:
(1) When subclock is selected by mask option The source clock is fixed to the subclock.
(2) When subclock is not selected by mask option

The source clock is fixed to $\mathrm{fx} / 2^{7}$

### 8.2 FUNCTION OF WATCH TIMER/WATCHDOG TIMER

Fig. 8-2 Watch Timer/Watchdog Timer Control Register

| RF: Address 03H | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: |
|  | WDTRES | WTMMD | WTMRES | 0 |
| Read/write | W | R/W | W | R |
| Default at reset | 0 | 0 | 0 | 0 |

R: Read, W: Write

WTMRES

|  Function <br> 0 Read data is always " 0 ". <br> 1 Resets watch timer when " 1 " is written. |
| :--- |


| 0 | Turns on ("1") IRQWTM for each $f_{w} / 2^{13}(4 \mathrm{~Hz})$. |
| :---: | :--- |
| 1 | Turns on ("1") IRQWTM for each $f_{w} / 2^{11}(16 \mathrm{~Hz})$. |

Remark ( ) indicates the value when the subclock is used.

WDTRES

| 0 | Read data is always " 0 ". |
| :--- | :--- |
| 1 | Resets watchdog timer when " 1 " is written. |

### 8.3 WATCHDOG TIMER OPERATION TIMING

Unless the watchdog timer is reset in a fixed time, the $\overline{\text { WDOUT }}$ pin outputs a low level. By connecting the $\overline{\text { WDOUT }}$ pin to the RESET pin, a program hang-up can be detected by the watchdog timer.

To reset the watchdog timer, set WDTRES (WDTRES = 1).
To disable hang-up detection by the watchdog timer when the subclock is used, program so that WDTRES is set at intervals of approximately 340 ms or less.

Cautions 1. The watchdog timer cannot be reset in the shaded range in Fig. 8-3. Therefore, set the watchdog timer before both the $\mathrm{fw} / 2^{13}$ and $\mathrm{fw} / 2^{14}$ signals go high.
2. For further information on the WDOUT pin, also refer to 14. RESET.

Fig. 8-3 Watchdog Timer Operation Timing


Remark Figures in the parentheses indicate the value when using the subclock.

## ^ 9. A/D CONVERTER

The $\mu$ PD17207 has an 8-bit successive approximation A/D converter.
This $A / D$ converter can be used in the following two modes.

| Mode | Description |
| :--- | :--- |
| A/D conversion mode | Converts analog voltage input to one pin into digital signal |
| Compare mode | Compares analog voltages input to two pins |

### 9.1 CONFIGURATION OF A/D CONVERTER

The 8-bit A/D converter consists of a selector that selects an input pin, analog switch, control circuit, 8-bit resistor string $\mathrm{D} / \mathrm{A}$ converter, and comparator.

Fig. 9-1 Block Diagram of A/D Converter


### 9.2 FUNCTION OF A/D CONVERTER

### 9.2.1 Function in $A / D$ Conversion Mode

In the A/D conversion mode, the A/D converter compares an analog voltage input to one of the pins ADC3 through ADO with an internal reference voltage and outputs the result to ADCCMP on the register file.

The pin from which an analog voltage is to be input is selected by the operation mode register (refer to Figure 9-2). Two or more pins cannot be selected for A/D conversion at the same time.

The internal reference voltage is created by the 8-bit D/A converter based on the data set by the internal reference voltage setting register (ADCR). The 8 -bit D/A converter can create 256 values of the internal reference voltage.

By selecting an internal reference voltage and executing successive approximation in software, the input analog voltage can be converted into a digital value.

| Operation Mode Register |  |  |  | Selected | Function |  |
| :---: | :---: | :---: | :---: | :---: | :--- | :---: |
| VREFEN | ADCEN | ADCCH1 | ADCCH0 | Input Pin |  |  |
| 1 | 1 | 0 | 0 | $\mathrm{ADC}_{0}$ | Compares analog voltage input to $\mathrm{ADC}_{0}$ pin with internal reference voltage |  |
|  |  | 0 | 1 | $\mathrm{ADC}_{1}$ | Compares analog voltage input to $\mathrm{ADC}_{1}$ pin with internal reference voltage |  |
|  | 1 | 0 | $\mathrm{ADC}_{2}$ | Compares analog voltage input to $\mathrm{ADC}_{2}$ pin with internal reference voltage |  |  |
|  |  | 1 | 1 | $\mathrm{ADC}_{3}$ | Compares analog voltage input to $\mathrm{ADC}_{3}$ pin with internal reference voltage |  |

### 9.2.2 Function in Compare Mode

In the compare mode, analog voltages input two of the pins $A D C 3_{3}$ through $A D C_{0}$ are compared with each other and the result is output to ADCCMP in the register file. The two pins from which analog voltages are to be input are selected by the operation mode register (refer to Figure 9-2).

Two pairs of pins can be selected: pins $\operatorname{ADC}_{2}$ and $\mathrm{ADC}_{0}$, pins or $\mathrm{ADC}_{3}$ and $\mathrm{ADC}_{1}$. Both pairs of pins cannot be selected at the same time.

| Operation Mode Register |  |  |  | Selected Input Pin | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VREFEN | ADCEN | ADCCH1 | ADCCH0 |  |  |
| 0 | 0 | 1 | 0 | $\begin{aligned} & \mathrm{ADC}_{2} \\ & \mathrm{ADC}_{0} \end{aligned}$ | Compares analog voltages input to $\mathrm{ADC}_{2}$ and $\mathrm{ADCO}_{0}$ pins |
|  |  | 1 | 1 | $\mathrm{ADC}_{3}$ $\mathrm{ADC}_{1}$ | Compares analog voltages input to $\mathrm{ADC}_{3}$ and $\mathrm{ADC}_{1}$ pins |

### 9.3 CONTROL REGISTERS OF A/D CONVERTER

### 9.3.1 Operation Mode Register

The operation mode register selects the operation mode and analog input pin(s) of the $A / D$ converter by using the flags in the register file as illustrated below.

Fig. 9-2 Operation Mode Register

| RF: address 21H | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Read $=$ R, write $=W$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A D C E N | $\begin{aligned} & \text { A } \\ & \text { D } \\ & \text { C } \\ & \text { C } \\ & \text { H } \end{aligned}$ | $\begin{aligned} & \text { A } \\ & \text { D } \\ & \text { C } \\ & \text { C } \\ & \text { H } \\ & 0 \end{aligned}$ |  |
| Read/write | R/W |  |  |  |  |
| Initial value at reset | 0 | 0 | 0 | 0 |  |


| VREFEN | ADCEN | ADCCH1 | ADCCH0 | Operation mode | Selected analog input pin |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | +side of internal comparator | -side of internal comparato |
| 0 | 0 | 1 | 0 | Compare | $\mathrm{ADC}_{2} \mathrm{pin}$ | $\mathrm{ADC}_{0} \mathrm{pin}$ |
| 0 | 0 | 1 | 1 | Compare | $\mathrm{ADC}_{3} \mathrm{pin}$ | $\mathrm{ADC}_{1} \mathrm{pin}$ |
| 1 | 1 | 0 | 0 | A/D conversion | ADCo pin | (Internal reference voltage) |
| 1 | 1 | 0 | 1 | A/D conversion | $\mathrm{ADC}_{1}$ pin | (Internal reference voltage) |
| 1 | 1 | 1 | 0 | A/D conversion | $\mathrm{ADC}_{2}$ pin | (Internal reference voltage) |
| 1 | 1 | 1 | 1 | A/D conversion | $\mathrm{ADC}_{3} \mathrm{pin}$ | (Internal reference voltage) |
| 0 | 0 | 0 | Don Care | Operation stops | None |  |
| Others |  |  |  | Setting prohibited | Undefined |  |

Caution Set the operation stop mode to reduce the current consumption when the A/D converter is not used.

### 9.3.2 Internal Reference Voltage Setting Register (ADCR)

The internal reference voltage setting register (ADCR) is an 8-bit register that sets the reference voltage of the converter. This register is allocated to the peripheral hardware. Data is written to the ADCR via data buffer (DBF). The 8-bit data set to DBF0 and DBF1 is written to the ADCR by using the "PUT ADCR, DBF" instruction.

### 9.3.3 Compare Result Register

The result of comparison by the converter is stored to the ADCCMP flag in the register file.

Fig. 9-3 Compare Result Register

| RF: address 20 H | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: |
|  | 0 | 0 | 0 | A D C $C$ $M$ $P$ |
| Read/write | R |  |  |  |
| Initial value at reset | 0 | 0 | 0 | 0 |

Read $=R$

ADCCMP
[In compare mode]

| ADCCMP | Result of comparison |
| :---: | :--- |
| 0 | $\mathrm{ADC}_{2}$ voltage $<\mathrm{ADC}_{0}$ voltage <br> $\mathrm{ADC}_{3}$ voltage $<\mathrm{ADC}_{1}$ voltage |
| 1 | $\mathrm{ADC}_{2}$ voltage $\geq \mathrm{ADC}_{0}$ voltage <br> $\mathrm{ADC}_{3}$ voltage $\geq \mathrm{ADC}_{1}$ voltage |

[In A/D conversion mode]

| ADCCMP | Result of comparison |
| :---: | :---: |
| 0 | ADC $_{n}$ voltage $<$ internal reference voltage |
| 1 | ADC $_{n}$ voltage $\geq$ internal reference voltage |

( $\mathrm{n}=0$ to 3 )

### 9.4 OPERATION IN A/D CONVERSION MODE

The timing necessary for A/D conversion differs depending on whether the main clock or subclock is selected as the system clock.
(1) When main clock is selected as system clock

The following wait times must be set in software in the A/D conversion mode.

Wait time <1>: Time of transition from operation stop mode to A/D conversion mode (8 instruction cycles)
Wait time <2>: Wait time until value can be set to ADCR (3 instruction cycles)
Wait time $<3>$ : Wait time until compare result register can be read (4 instruction cycles)


An example of a program for $A / D$ conversion when the main clock is selected is shown below.

CMPVAL DAT 80
; Reference voltage $=V_{\text {ADC }} \times \mathrm{CMPVAL} / 256$
ADCNV:

| BANK0 <br> INITFLG | VREFEN,ADCEN,NOT ADCCH1,NOT ADCCH0 | ; Starts sampling of input to ADC 0 |
| :--- | :--- | :--- |

## (2) When subclock is being selected as system clock

Unlike when the main clock is selected, the wait times do not need to be set in software when the subclock is selected. Setting the A/D conversion mode, ADCR, and reading ADCCMP are completed in one instruction cycle, respectively
An example of a program for A/D conversion when the subclock is selected is shown below.

CMPVAL DAT 80H ; Reference voltage $=V_{\text {ADC }} \times$ CMPVAL/256
ADCNV:
BANKO
INITFLG VREFEN,ADCEN,NOT ADCCH1,NOT ADCCH0 ; Starts sampling a voltage input to the ADC0 pin.
MOV DBF0,\#CMPVAL AND 0FH
MOV DBF1,\#CMPVAL SHR 4 AND 0FH
PUT ADCR,DBF ; Holds the Input and starts comparison
PEEK WR,.MF.ADCCMP SHR 4 AND OFFFH ; Reads the result of comparison (and starts sampling).

### 9.5 OPERATION IN COMPARE MODE

In the compare mode, the result of comparison stored to ADCCMP is read and then the next comparison is immediately performed. Therefore, comparison is executed successively and the ADCCMP flag is rewritten accordingly.

The timing necessary for compare mode differs depending on whether the main clock or subclock is selected as the system clock.

## (1) When main clock is selected as system clock

The following wait times must be set in software in the compare mode.

Wait time <1>: Time of transition from operation stop mode to compare mode (10 instruction cycles)
Wait time <2>: Wait time until compare result register can be read (first time only) (3 instruction cycles)
Wait time <3>: Wait time until compare result register can be read (second time and onward) (7 instruction cycles)


An example of a program in the compare mode when the main clock is selected is shown below.

## COMPARE:

| INITFLG | NOT VREFEN,NOT ADCEN,ADCCH1,ADCCH0 | Starts comparing voltages of $\mathrm{ADC}_{3}$ and ADC $_{1}$ |
| :---: | :---: | :---: |
| REPT | 13 |  |
| NOP |  | Waits for duration of 13 instruction cycles <br> or more until comparison ends |
| ENDR |  | or more until comparison ends |
| PEEK | WR,.MF.ADCCMP SHR 4 AND 0FFFH | Reads result of comparison |
| REPT | 7 |  |
| NOP |  | Waits for duration of 7 instruction cycl |
| ENDR |  | or more until comparison ends |
| PEEK | WR,.MF.ADCCMP SHR 4 AND 0FFFH | Reads result of comparison |

## (2) When subclock is selected as system clock

The following wait times must be set in software during compare operation.

Wait time: Time of transition from operation stop mode to compare mode (2 instruction cycles)


An example of a program in the compare mode when the subclock is selected is shown below.

COMPARE:

| INITFLG | NOT VREFEN,NOT ADCEN,ADCCH1,ADCCHO ; | Starts comparing voltages on ADC $_{3}$ <br> and ADC 1 |
| :--- | :--- | :--- |
| NOP |  | Waits for duration of 2 instruction cycles |
| NOP |  | or more until comparison ends |
| PEEK | WR,.MF.ADCCMP SHR 4 AND OFFFH | Reads result of comparison |
| PEEK | WR,.MF.ADCCMP SHR 4 AND OFFFH | Reads result of comparison |

## 10. SERIAL INTERFACE

Serial interface consists of an 8-bit shift register, a 4-bit shift mode register, and a 3-bit counter, and transmits data in series to and from the bus.

### 10.1 SERIAL INTERFACE FUNCTION

### 10.1.1 8-bit Data Transfer in Synchronization with Clocks (Simultaneous transmission and reception)

Input and output of serial data on serial interface is controlled by the serial clock ( $\overline{\mathrm{SCK}}$ ) signal. At the falling edge of the SCK signal, the most significant bit of the shift register is output from the SO pin (pin 59 ; also used as $\mathrm{P}_{1} \mathrm{~A}_{1}$ ). At the rising edge of the SCK signal, the contents of the shift register are shifted left by one bit and, at the same time, data input via the SI pin (pin 60; also used as $\mathrm{P} 1 \mathrm{~A}_{2}$ ) is set in the least significant bit of the shift register.

The 3-bit counter counts serial clock pulses. Each time the counter counts eight clock pulses (each time serial data of 8 bits is transferred), the IRQSIO flag (bit 3, address 3BH) of the register file is turned on (" 1 ") to make an interrupt request.

### 10.1.2 8-bit Data Reception in Synchronism with Clocks (High-impedance SO output)

This operation is basically the same as the above operation except that the SI pin (pin 59; also used as P1A $A_{1}$ ) goes into a high-impedance state and does not output serial data. Therefore, the SO pin can be used as a port ( $\mathrm{P}_{1} \mathrm{~A}_{1}$ ).

### 10.2 SERIAL INTERFACE OPERATION

### 10.2.1 Serial Interface Operation Modes

P1A2/SI (pin 60), P1A1/SO (pin 59), and P1Ao/SCK (pin 58) are placed in Serial Interface mode when the SIOEN flag (bit 0 , address 23 H ) of the register file is turned on (" 1 "). These pins can be used as port pins when the SIOEN flag is off ("0"). As this operation mode disables transfer of serial data, the shift register can be used as an 8-bit register.

### 10.2.2 Serial Operation Mode

The serial operation mode is determined by the status of the SIOHIZ flag (bit 2, address 22 H ) of the register file. When this flag is off (" 0 "), a clock-synchronous 8 -bit transmission/reception mode is set. When this flag is on (" 1 "), a clock-synchronous 8 -bit reception mode is set. Figure 10-1 shows shift timing waveforms. The only difference between these two modes is whether the SO pin (pin 59; also used as P1A1) goes into a high-impedance state.

In transmission of serial data, data to be transmitted is set in the shift register SIOSFR (peripheral address 01H) via the data buffer (DBF) by an PUT instruction, and the SIOTS flag (bit3, address 22H) of the register file is turned on ("1"). Thus serial data trasfer starts. When 8 bits of data are transferred, the SIOTS flag is automatically turned off ("0") and the IRQSIO flag (bit 3, address 3BH) of the register file is turned on (" 1 ") to generate an interrupt. If generation of an interrupt is disabled, the end of transfer can be indicated by the SIOTS and IRQSIO flags.

Reception of serial data is basically the same as the transmission of serial data except that data is output from the SO pin.

The $\mu$ PD17207 supports four kinds of clock signals (three internal clocks and one external clock) to be selected as the serial clock source. These clock signals are selected by SIOCK1 (bit 1, address 22H) and SIOCK0 (bit 0, address 22 H ) of the register file.

If one of the three internal clock signals is selected as the serial clock source, it is supplied to serial interface when the SIOTS flag turns on ("1"). The clock controls input/output of serial data and is output from the $\overline{\text { SCK }}$ pin (pin 58; also used as P 1 A 0 ). When eight clock pulses are supplied to the serial interface, the SIOTS flag is automatically turned off (" 0 ") and the supply of clock pulses to the serial interface is stopped. Then, the $\overline{\text { SCK }}$ pin is held high. At this time, the IRQSIO flag (bit 3, address 3BH) of the register file is turned on (" 1 ").

If the external clock is selected, the clock pulses supplied from the $\overline{\text { SCK }}$ pin are supplied to serial interface when the SIOTS flag is turned on ("1"). Similarly, when eight clock pulses are supplied to the serial interface, the SIOTS flag is automatically turned off (" 0 ") and the supply of clock pulses to the serial interface is stopped. At this time, the IRQSIO flag (bit 3, address 3BH) of the register file is turned on (" 1 ").

The IRQSIO flag is automatically reset to " 0 " when the SIOTS flag is turned on (" 1 ").
To forcibly stop transfer of serial data, turn on the SIOTS flag manually. Note, however, that data transfer cannot be resumed from the point at which the transfer has been forcibly stopped.

Fig. 10-1 Shift Timing Waveforms


Remark DI : Serial data input
DO: Serial data output

Fig. 10-2 Input/Output Control Register for Selection of Port, Timer Output, LED Output, and Serial Interface


Fig. 10-3 Serial Interface Control Register

| RF: Address 22H | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | SIOTS | SIOHIZ | SIOCK1 | SIOCK0 |  |
| Read/write | R/W |  |  |  |  |
| Default at reset | 0 | 0 | 0 | 0 |  |

R: Read, W: Write
SIOCK1, SIOCK0

| SIOCK1, | SIOCK0 | Selects Serial Clock |
| :---: | :---: | :--- |
| 0 | 0 | External clock |
| 0 | 1 | fsys $^{2} 16$ |
| 1 | 0 | fsys $^{2} 128$ |
| 1 | 1 | $\mathrm{f}_{\text {sys }} / 1024$ |

(fsys: system clock. fx or fxT)
SIOHIZ

|  | SO Pin Status |
| :--- | :--- |
| 0 | Serial data output |
| 1 | High-impedance status |

SIOTS
[Read]

|  | Function |
| :--- | :--- |
| 0 | Inhibits contents of shift register from being shifted. <br> Pin status can be read by instruction input from port. |
| 1 | Shifts contents of shift register by serial clock pulses. <br> Pin status can be read by instruction input from port. |

[Write]

|  | Function |
| :--- | :--- |
| 0 | Forcibly stops transer of serial data. Data transfer cannot be resumed <br> from where it has been stopped. <br> 3-bit counter is cleared. |
| 1 | Can be set by PUT instruction only. Transfer of serial data starts. <br> Resets IRQSIO flag (to "0"). <br> This bit is automatically reset to "0" after transfer of data ends. |

## Caution Be sure to select a serial clock signal before starting transfer of serial data. Never set them at

 the same time.Remark At the end of transfer of 8-bit serial data, the IRQSIO flag (bit 3, address 3BH of the register file) is turned on (" 1 ") and an interrupt request occurs.

## 11. LCD CONTROLLER/DRIVER

### 11.1 CONFIGURATION OF LCD CONTROLLER/DRIVER

The $\mu$ PD17207 is equipped with an LCD controller which generates segment and common signals according to the data set to the LCD register and a segment/common driver which can directly drive the LCD panel.

Figure 11-1 shows the functional block diagram of the LCD controller/driver.

Fig. 11-1 Block Diagram of LCD Controller/Driver


### 11.2 FUNCTIONS OF LCD CONTROLLER/DRIVER

The LCD controller/driver of the $\mu$ PD17207 features the following:
(1) Automatically reads the LCD register and generates segment signals and common signals.
(2) Three display modes available:

- Display mode 1: 1/2-duty, 1/3-bias
- Display mode 2: 1/3-duty, 1/3-bias
- Display mode 3: 1/4-duty, 1/3-bias
(3) Four frame frequencies available in each display mode.
(4) Since a voltage booster circuit for LCD driver is used, constant output voltage not affected by the fluctuation in the supply voltage.
(5) The LCD register which is not used for display can be used as ordinary data memory.

Table 11-1 shows the maximum number of pixels available in each display mode.

Table 11-1 Maximum Number of Pixels Displayed

| Mode | Duty | Common Signal | Maximum Number of Pixels |
| :---: | :---: | :--- | :---: |
| 1 | $1 / 2$ | $\mathrm{COM}_{0}, \mathrm{COM}_{1}$ | $72(36$ segment signals by 2 common signals $)$ |
| 2 | $1 / 3$ | $\mathrm{COM}_{0}, \mathrm{COM}_{1}, \mathrm{COM}_{2}$ | $105(35$ segment signals by 3 common signals $)$ |
| 3 | $1 / 4$ | $\mathrm{COM}_{0}, \mathrm{COM}_{1}, \mathrm{COM}_{2}, \mathrm{COM}_{3}$ | $136(34$ segment signals by 4 common signals $)$ |

### 11.3 DISPLAY MODE REGISTER

The Display Mode register selects a display mode of the LCD controller/driver, a frame frequency, and LCD on/ off status.

The display mode register consists of LCDMD0 to LCDMD3 (address 32H of register file) for selection of a display mode, LCDEN (bit 3, address 31H of the register file) for selection of the LCD on/off status, and LCDCK0 to LCDCK2 (bit 2 to bit 0 , address 31 H of the register file) for selection of a frame frequency.

Fig. 11-2 Display Mode Register


Note All segment and common signals are at a preset voltage (VLcDo)

Fig. 11-3 LCD Controller/Driver Control Register


Remark 1. $f_{w}=f_{x t}$ or $f_{x} / 2^{7}$
2. [ ] : Frequency for $f_{w}=32.768 \mathrm{kHz}$

LCDEN

| LCDEN | Function |
| :---: | :--- |
| 0 | Turns off the LCD display. (all segment signals are on unselected) |
| 1 | Turns on LCD display. |

Cautions 1. The LCD clock is supplied from the watch timer; therefore, the LCD flickers if the watch timer is reset during display. Do not reset the watch timer during display.
2. If the main clock and subclock are used, the source clock of the LCD is the subclock. When the power is switched on, therefore, the LCD may flicker until the oscillation of the subclock stabilizes. Make sure that a sufficiently long time elapses until the oscillation stabilizes before turning on the LCD (it is recommended that all-light mode be used immediately after power application).
3. The LCD display voltages (VLCDo, VLCD1, and VLCD2) become undefined momentarily on turning ON/OFF power, reset, and setting or clearing the STOP mode. As a result, the LCD display may be turned ON (blurring of the LCD). This symptom is conspicuous when only the main clock is used or if the capacitance at the LCD display side is too high. To prevent this, take the following measures.

- Provide wait time of 1 frame cycle or longer until the voltage booster circuit is stopped by the display mode register after the LCD display has been turned off.
- Provide wait time of around 2 ms after the voltage booster circuit has been stopped until the STOP instruction is executed.


### 11.4 LCD REGISTER

The LCD register is resident on addresses 40 H to 63 H (LCDD0 to LCDD35) of BANK 0 .
The LCD controller/driver reads the LCD register independently of the operation of the CPU.
The LCD controller controls segment signals according to the data of the LCD register.
The data memory area which is not used for LCD display can be used as ordinary data memory.
Figure 11-4 shows the assignment of segment outputs to bits of the LCD register.

Fig. 11-4 Assignment of Common Signals and Segment Signals to LCD Register



LCD PANEL
x : Any value because of secondary time sharing display.



### 11.5 SEGMENT SIGNALS AND COMMON SIGNALS

Segment pins LCD 0 to $L^{2} D_{35}$ are connected to the corresponding front electrodes of the LCD panel and common pins COM to $\mathrm{COM}_{3}$ are connected to corresponding rear electrodes of the LCD panel. The LCD panel lights when the potential difference between its segment and common signals goes beyond a preset voltage.

The LCD panel is driven on an AC voltage because it degrades quickly if a DC voltage is continuously applied between its segment and common pins.

Figure 11-8 to Fig. 11-10 shows waveforms of segment and common signals in each display mode.

Fig. 11-8 Common and Segment Waveforms in Each Display Mode (for LCDEN = 1)

(1): The LCD stripe lights here (by an LCD selection voltage).

Fig. 11-9 Common and Segment Waveforms for LCDEN $=0$ (LCD Display Off)
COMo pin
COM

Fig. 11-10 Common and Segment Waveforms for LCDMD0 $=0$ and LCDMD1 $=0$ (Voltage Booster Circuit Stop)


### 11.6 VOLTAGE BOOSTER CIRCUIT FOR LCD DRIVER

The $\mu$ PD17207 has a voltage booster circuit for LCD driver which prevents the LCD from flickering when the supply voltage fluctuates.

Output signals VLCD2, VLCD1, and VLCDo of the segment and common signals are respectively two times (VLCD1), three times (VLCD2), and equal to the output (reference voltage, VLCDO) of the reference voltage generator. The reference voltage VLCDo can be adjusted by a resistor connected to the Reference Voltage Adjuster for LCD driver pin Vlcdc.

Figure 11-11 shows an example of a circuit of adjusting the reference voltage for the LCD driver. Figure 11-12 shows its operating principle.

Fig. 11-11 Reference Voltage Adjusting Circuit for LCD Driver (Example)

$R 1+R 2=2 M \Omega$
$\mathrm{C} 1=\mathrm{C} 2=\mathrm{C} 3=\mathrm{C} 4=0.47 \mu \mathrm{~F}$
Reference voltage Vlcoo can be adjusted by resistors R1 and R2.
Where $\mathrm{V}_{\mathrm{LCDC}}=0.6 \mathrm{~V}$,
$V_{L C D 0}=\frac{R 1+R 2}{R 2} \times 0.6(\mathrm{~V})$
$\mathrm{V}_{\text {LCD1 }}=2 \times \mathrm{V}_{\text {LCDO }}(\mathrm{V})$
$V_{\text {LCD2 }}=3 \times V_{\text {LCDO }}(\mathrm{V})$

Caution When the power is switched on, the LCD may light until the supply voltage stabilizes because the voltages of the capacitors for the voltage regulator and driver are undefined. It is therefore recommended that the all-light mode be used immediately after the power is switched on.

Fig. 11-12 Operating Principle of LCD Driver Voltage Booster Circuit
(1) Charge C1 with Vlcdo (Vlcdo).

(2) Charge C3 with VLCDo and voltage of C1 (VLCDO $\left.+V_{\text {LCDO }}=2 \times V_{\text {LCDO }}\right)$.

(3) Charge C4 with voltage of C3 and voltage of C1 ( $2 \times \mathrm{V}_{\mathrm{LCDD}}+\mathrm{V}$ LCDO $=3 \times \mathrm{V}$ LCDO $)$.

(1) through (3) are repeated to boost the voltage. ( ) indicates the logical value eventually reached. The voltage is not necessarily boosted to the level in () at a time.

## 12. INTERRUPT FUNCTIONS

When a peripheral hardware unit (INT pin, 8-bit timer, clock timer, or serial interface) makes an interrupt request, the interrupt function temporarily stops the execution of the current program and transfers program control to a predetermined address (termed a vector address).

### 12.1 INTERRUPT SOURCES

The $\mu$ PD17207 supports the four interrupt sources (see Table 12-1).
When accepting an interrupt, the $\mu$ PD17207 automatically transfers program control to a predetermined address (called a vector address).

Table 12-1 Vector Addresses

| Priority | Interrupt Source | Vector Address |  |
| :---: | :--- | :--- | :---: |
| 1 | 8 -bit timer | (Internal) | 0004 H |
| 2 | Rising edge of INT pin input | (External) | 0003 H |
| 3 | Clock timer | (Internal) | 0002 H |
| 4 | Serial interface | (Internal) | 0001 H |

If two or more interrupt requests are issued at the same time, the interrupt requests are accepted according to the priorities assigned to them.

Accepting an interrupt is enabled or disabled by the El or DI instruction. Basically, the interrupt is accepted when it is enabled by the El instruction. While the DI instruction is executed or while an interrupt is accepted, the other interrupts are disabled.

To enable accepting another interrupt after one interrupt has been completed, the El instruction must be executed before the RETI instruction.

The interrupt is accepted by the El instruction after the instruction next to El has been executed; therefore, no interrupt is accepted between the EI and RETI instructions.

### 12.2 HARDWARE OF INTERRUPT CONTROL CIRCUIT

This section describes the flags of the interrupt control circuit.
(1) Interrupt request flag and interrupt enable flag

The interrupt request flag (IRQxxx) is set to 1 when an interrupt request is generated, and is automatically cleared to 0 when the interrupt processing is executed.
An interrupt enable flag (IPxxx) is provided to each interrupt request flag. When the IPxxx flag is 1 , the interrupt is enabled; when it is 0 , the interrupt is disabled.
(2) EI/DI instruction

Whether an accepted interrupt is executed or not is specified by the EI or DI instruction.
When the El instruction is executed, INTE (interrupt enable flag), which enables the interrupt, is set to 1 . The INTE flag is not registered on the register file. Consequently, the status of this flag cannot be checked by an instruction.
The DI flag clears the INTE flag to 0 to disable all the interrupts.
The INTE flag is also cleared to 0 at reset, disabling all the interrupts.

Table 12-2 Interrupt Request Flags and Interrupt Enable Flags

| Interrupt <br> Request Flag | Signal Setting Interrupt Request Flag | Interrupt <br> Enable Flag |
| :--- | :--- | :--- |
| IRQ | Set when rising edge of INT pin input signal is detected | IP |
| IRQTM | Set by coincidence signal of 8-bit timer | IPTM |
| IRQWTM | Set by interrupt request signal from watch timer. Interrupt <br> request signal generation interval is selected by WTMMD flag <br> (RF: 03H, bit 2) | IPWTM |
| IRQSIO | Set by signal indicating end of serial data transfer operation <br> from serial interface | IPSIO |

### 12.2.1 INT Flag

This flag reads the status of the INT pin. This flag is " 1 " when a high-level signal is on the INT pin or " 0 " when a low-level signal is there.

Fig. 12-1 INT flag


### 12.2.2 Interrupt Enable Flags

These flags enable the corresponding interrupts to be accepted.
1: The interrupt is accepted.
2: The interrupt is not accepted.

Fig. 12-2 Interrupt Enable Flags


### 12.2.3 Interrupt Request Flags

These flags indicates the occurrence or acceptance of the corresponding interrupt requests.
1: The interrupt request has been made.
0 : The interrupt request has been accepted.
It is possible to set the status of each Interrupt Request flag by programming. When you write " 1 " in an Interrupt Request flag, the corresponding interrupt can be generated by software. When you write " 0 " in an Interrupt Request flag, the corresponding interrupt being held is released.

Fig. 12-3 Interrupt Request Flags (1/4)

| RF: Address 3BH | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: |
|  | I |  |  |  |
|  | R |  |  |  |
|  | Q | 0 | 0 | 0 |
|  | S |  |  |  |
| Read/write | O |  |  | R |
| Default at reset | 0 | R | R | R |

R: Read, W: Write

Fig. 12-3 Interrupt Request Flags (2/4)


IRQWTM

|  | Function |
| :---: | :--- |
| 0 | Watch timer interrupt request has not been made. |
| 1 | Watch timer interrupt request has been made. |

Fig. 12-3 Interrupt Request Flags (3/4)


Fig. 12-3 Interrupt Request Flags (4/4)


Note 1H even after the STOP mode has been released.

### 12.3 INTERRUPT SEQUENCE

If the IRQxx flag is set to " 1 " while the IPxx is " 1 ", processing of an interrupt starts at the end of the instruction cycle of the instruction being executed when the IRQxx flag was set. Processing of an instruction made in the execution of an MOVT instruction starts at the end of the second instruction cycle as the MOVT instruction runs in the second instruction cycle.

When the IPxx flag is "0", interrupt processing does not start until the IPxx flag is set even when the IRQxx flag is set.

When two or more interrupts are enabled, they are processed in the ascending order of priorities. (An interrupt must wait until processing of an interrupt of the higher priority ends.)

### 12.3.1 Operations When Interrupt Is Accepted

When an interrupt has been accepted, the CPU performs processing in the following sequence:
(1) Decrements the value of the stack pointer (SP) by 1.
(2) Saves the current value of the program counter to the address stack register (ASR) specified by the SP. If the branch (BR) or subroutine call (CALL) instruction is executed when the interrupt has been accepted, the address of the program memory (ROM) to which execution is to branch, or called is loaded to the PC.
(3) Saves the value of each flag (BCD, CMP, CY, Z, IXE) of the bank register (BANK) and program status word (PSWORD) to the interrupt stack register (INTSK, three levels).
(4) Transfers the vector address to the PC.

One instruction cycle is required to perform the above processing.

### 12.3.2 Returning from Interrupt Processing Routine

To return from an interrupt processing routine, use the RETI instruction.
Then the following processing is executed within an instruction cycle.
(1) Restores the value of the interrupt stack register (INTSK) to each flag (BCD, CMP, CY, Z, IXE) of the program status word (PSWORD).
(2) Restores the value of the address stack register (ASR) specified by the stack pointer (SP) to the program counter.
(3) Increments the value of the stack pointer by 1.

To accept another interrupt after an interrupt has been processed, it is necessary to execute an El instruction before the RETI instruction.

An interrupt will never be accepted between the EI and RETI instructions as an interrupt is accepted by the El instruction only after the next instruction has been executed.

## 13. STANDBY FUNCTIONS

The $\mu$ PD17207 has two modes of standby functions: HALT mode and STOP mode. The standby functions reduce the power dissipation of the $\mu$ PD17207.

In HALT mode, the $\mu$ PD17207 stops the execution of the program with the main clock on. (The CPU stops to run.)
This mode is kept until a HALT releasing condition is satisfied.
In STOP mode, the $\mu$ PD17207 stops the execution of the program with the main clock off. The $\mu$ PD17207 dissipates less circuit current in STOP mode than in HALT mode.

HALT mode is set by the execution of a HALT instruction and STOP mode is set by the execution of a STOP instruction.

### 13.1 HALT MODE

In HALT mode, the $\mu$ PD17207 stops the execution of the program with the main clock on for reduction of its power dissipation.

Execute a HALT instruction to set HALT mode.
The condition of releasing HALT mode is determined by the operand of the HALT instruction. See Table 13-1.
After HALT mode is released, the $\mu$ PD17207 performs operations as shown in Table 13-2.

Caution Do not execute an instruction to clear the interrupt request flag (IRQxxx) whose interrupt enable flag (IPxxx) is set immediately before the HALT 8H or HALT OAH instruction is executed. If the flag is cleared, the HALT mode may not be set.

Table 13-1 HALT Mode Releasing Conditions

| Operand Value | HALT Mode Releasing Condition |
| :---: | :---: |
| $\begin{gathered} 0010 \mathrm{~B} \\ (02 \mathrm{H}) \end{gathered}$ | 1) When an 8 -bit timer interrupt request (IRQTM) is made |
| $\begin{aligned} & 1000 \mathrm{~B} \\ & (08 \mathrm{H}) \end{aligned}$ | 1) When an interrupt request (IRQTM, IRQWTM, IRQSIO, or IRQ) is made for an interrupt whose enable flag (IPTM, IPWTM, IPSIO, or IP) is on ("1") <br> 2) When any of pins $P O A_{0}$ to $P O A_{3}$ goes low |
| $\begin{aligned} & \text { 1010B } \\ & (0 \mathrm{AH}) \end{aligned}$ | 1) When an 8-bit timer interrupt request (IRQTM) is made <br> 2) When an interrupt request (IRQWTM, IRQSIO, or IRQ) is made for an interrupt whose enable flag (IPWTM, IPSIO, or IP) is on (" 1 ") |
| Others | Inhibited |

Table 13-2 Operations after HALT Mode Has Been Released
(a) HALT 02 H

| Standby Mode Released by: | Interrupt Enable Status | Interrupt Enable Flag | Operation after Release of Standby Mode |
| :--- | :---: | :---: | :---: |
| Satisfaction of Release | DI | Disable | Execution starts from instruction following |
| Condition by Interrupt <br> Request (IRQTM) | Enable | HALT |  |
|  | EI | Disable |  |
|  |  | Enable | Branches to vector address of interrupt |

(b) HALT 08 H

| Standby Mode Released by: | Interrupt Enable Status | Interrupt Enable Flag | Operation after Release of Standby Mode |
| :--- | :---: | :---: | :--- |
| Low Level Input to Port 0A | Don't care | Don't care | Execution starts from instruction following <br> HALT |
| Satisfaction of Release <br> Condition by Interrupt <br> Request (IRQTM, IRQWTM, | DI | Disable | Standby mode is not released |
| IRQSIO, or IRQ) |  | Execution starts from instruction following <br> HALT |  |
|  | EI | Disable | Standby mode is not released |
|  |  | Enable | Branches to vector address of interrupt |

(c) HALT OAH

| Standby Mode Released by: | Interrupt Enable Status | Interrupt Enable Flag | Operation after Release of Standby Mode |
| :---: | :---: | :---: | :---: |
| Satisfaction of Release <br> Condition by Interrupt <br> Request (IRQTM) | DI | Disable | Execution starts from instruction following HALT |
|  |  | Enable |  |
|  | El | Disable |  |
|  |  | Enable | Branches to vector address of interrupt |
| Satisfaction of Release <br> Condition by Interrupt <br> Request (IRQWTM, IRQSIO, or IRQ) | DI | Disable | Standby mode is not released |
|  |  | Enable | Execution starts from instruction following HALT |
|  | El | Disable | Standby mode is not released |
|  |  | Enable | Branches to vector address of interrupt |

### 13.2 CONDITIONS OF EXECUTING AN HALT INSTRUCTION

The HALT instruction can be executed only under a specific condition for prevention of malfunction. See Table 13-3.

The HALT instruction which does not satisfy the conditions listed in Table 13-3 is treated as an NOP instruction.

Table 13-3 Conditions of Executing the HALT Instruction

| Operand Value | Execution Condition |
| :---: | :---: |
| $\begin{gathered} \text { 0010B } \\ (02 \mathrm{H}) \end{gathered}$ | 1) The 8-bit timer interrupt request (IRQTM) should be reset. |
| $\begin{gathered} 1000 \mathrm{~B} \\ (08 \mathrm{H}) \end{gathered}$ | 1) The interrupt request flag (IRQTM, IRQWTM, IRQSIO, or IRQ) should be reset for an interrupt whose enable flag (IPTM, IPWTM, IPSIO, or IP) is on ("1") <br> 2) All of pins $P O A_{0}$ to $P O A_{3}$ should be high input or output. <br> 3) All of pins $P O B_{0}$ to $P O B_{3}$ should be in output mode and output latch should be " 0 ". |
| 1010B <br> (0AH) | 1) The 8-bit timer interrupt request (IRQTM) should be reset. <br> 2) The interrupt request flag (IRQWTM, IRQSIO, or IRQ) should be reset for an interrupt whose enable flag (IPWTM, IPSIO, or IP) is on ("1") |
| Others | Reserved |

### 13.3 STOP MODE

In STOP mode, the $\mu$ PD17207 stops the execution of the program with the main clock temporarily off for great reduction of its power dissipation. Execute a STOP instruction to set STOP mode.

The STOP instruction is not valid for a system using a subclock only. When the system uses a subclock as the system clock (that is, when SYSCK $=0$ ), the STOP instruction is treated as an NOP instruction.

The condition of releasing STOP mode is determined by the operand of the STOP instruction. See Table 13-4.
After STOP mode is released, the $\mu$ PD17207 performs operations as follows:
(1) Clearing IRQTM
(2) Starting watch timer and watchdog timer (not reset)
(3) Resetting and starting 8 -bit timer
(4) The instruction following STOP 8 H or the interrupt vector address is executed when the value of the 8 -bit counter coincides with the value of the modulo register (setting of IRQTM).

## Caution When the subclock is used, the watch timer and watchdog timer do not stop even in the STOP mode.

The time interval between release of STOP mode and start of the execution of the next instruction is set by the contents of the modulo register of the 8 -bit timer. This time interval is expressed as follows:

$$
(\mathrm{TMM}+1) \times 1024 / \mathrm{f}_{\times}[\mathrm{sec}]
$$

where,
TMM : Content of the modulo register
$f_{x}$ : Frequency of the main clock.

Example: In a system using the main clock of 4 MHz , the time interval between release of STOP mode and start of the execution of the next instruction is:
(TMM + 1) $\times 256$ [microseconds]

Caution Do not set an instruction that would clear the interrupt request flag (IRQxxx) whose interrupt enable flag (IPxxx) is set immediately before the STOP 8 H instruction, if you set such an instruction, the STOP mode may not be set.

Table 13-4 STOP Mode Releasing Conditions

| Operand Value | STOP Mode Releasing Condition |
| :---: | :---: |
| 1000 B | (1) When an interrupt request (IRQWTM, IRQSIO, or IRQ) is made for an interrupt |
| $(08 \mathrm{H})$ | whose enable flag (IPWTM, IPSIO, or IP) is on ("1") |
| (2) When any of pins P0A to P0A 3 goes low |  |

### 13.4 CONDITIONS OF EXECUTING AN HALT INSTRUCTION

The STOP instruction can be executed only under a specific condition for prevention of malfunction. See Table 13-5.

The STOP instruction which does not satisfy the conditions listed in Table 13-5 is treated as an NOP instruction.

Table 13-5 Conditions of Executing the STOP Instruction

| Operand Value | Execution Condition |
| :---: | :--- |
| 1000 B | 1)The interrupt request flag should be reset for an interrupt whose enable flag <br> (IPWTM, IPSIO, or IP) is on ("1") <br> $(08 \mathrm{H})$ |
| 2) All of pins POA to POA 3 should be high input or output. |  |
| 3) All of pins POB to $\mathrm{POB}_{3}$ should be in output mode and output latch should be "0". |  |

Fig. 13-1 Releasing Standby Mode
(a) Releasing STOP mode by interrupt


Remark The dotted line indicates when the interrupt that has released the standby mode is accepted
(b) Releasing HALT mode by interrupt


Remark The dotted line indicates when the interrupt that has released the standby mode is accepted

## 14. RESET

### 14.1 RESET BY RESET SIGNAL INPUT

When a low-level signal is input to the $\overline{\text { RESET }}$ pin for $50 \mu$ s or more, the system is reset.
The system must be reset at least once when the power is turned on, as the operation of the internal circuit is undefined.

When reset has been effected, the following circuits are initialized:
(1) The program counter is reset to 0 .
(2) The flags of the register file are initialized (for the initial values, refer to Fig. 15-1 Register File List).
(3) Initial value 0320 H is written to the data buffer.
(4) The peripheral hardware is initialized.
(5) Oscillation of the main clock is stopped.

When the RESET pin is made high, oscillation of the main clock is started, and about 64 ms after that (where the main clock frequency is 4 MHz ), execution of the program is started from address 0 .

Fig. 14-1 Reset Operation by RESET Input


### 14.2 RESET BY WATCHDOG TIMER (RESET AND WDOUT PINS CONNECTED)

When the watchdog timer is activated while the program is being executed, a low level is output to the $\overline{\text { WDOUT }}$ pin, and the program counter is reset to 0 .

Therefore, when the watchdog timer is not reset for a fixed period of time, the program can be restarted from address 0.

When developing a program, reset the watchdog timer (set the WDTRES flag) at intervals of 340 ms or less (where $\mathrm{f}_{\mathrm{x}}=4 \mathrm{MHz}$ ).

### 14.3 RESET BY STACK POINTER (RESET AND $\overline{\text { WDOUT PINS CONNECTED) }}$

When the value of the stack pointer reaches 6 H or 7 H while the program is being executed, a low level is output to the WDOUT pin, and the program counter is reset to 0 .

When the level of nesting of interrupt or subroutine call exceeds 5 (stack overflow), or when the return instruction is executed despite the stack level being 0 because the call instruction and return (RET) instruction have not been correctly used in pairs (stack underflow), the program can be restarted from address 0 .

Table 14-1 Hardware Status after Reset

| Hardware |  | $\overline{\text { RESET Input }}$ in Standby Mode | $\overline{\text { RESET Input }}$ during Operation |
| :---: | :---: | :---: | :---: |
| Program Counter (PC) |  | 0000H | 0000H |
| Port | I/O | Input | Input |
|  | Output Latch | 0 | 0 |
| Data Memory (RAM) | General-Purpose Data Memory (except DBF and port register) | Holds previous status | Undefined |
|  | DBF | 0320H | 0320H |
|  | System Register (SYSREG) | 0 | 0 |
|  | WR | Holds previous status | Undefined |
| Control Register |  | Refer to Fig. 15-1 Register File List. |  |
| 8-bit Timer | Counter (TMC) | 00H | 00H |
|  | Modulo Register (TMM) | FFH | FFH |
| Remote Controller Carrier Generator Circuit | NRZ High-Level Period Setting Modulo Register (NRZHTMM) | Holds previous status | Undefined |
|  | NRZ Low-Level Period Setting Modulo Register (NRZLTMM) |  |  |
| Counter of Watch Timer/Watchdog Timer |  | 00H | 00H |
| Shift Register of Serial Interface (SIOSFR) |  | Holds previous status | Undefined |
| Internal Reference Voltage Setting Register of A/D Converter (ADCR) |  | Holds previous status | Undefined |

## 15. ASSEMBLER RESERVED WORDS

### 15.1 MASK OPTION DIRECTIVES

In $\mu$ PD17207 programming, it is required to specify mask options in assembler source programs by mask option directives.

The following mask options items must be specified:

- Pull-up resistor for the RESET pin
- Connection between the main clock and the subclock (for selection of system clock)


### 15.1.1 OPTION and ENDOP Directives

A mask option is defined in a block between the OPTION and ENDOP directives. This block is formatted as shown below.

Coding format:


### 15.1.2 Mask Option Definition Pseudo Directives

Table 15-1 shows directives available in the mask option definition block.

Table 15-1 Mask Option Definition Directives

| Item | Directives | Number of Operands | 1st Operand | 2nd Operands |
| :---: | :---: | :---: | :---: | :---: |
| RESET pin pull-up resistor | OPTRES | 1 | RESET mask option <br> RESPLUP <br> (Built-in pull-up resistor) <br> OPEN <br> (No pull-up resistor) |  |
|  |  |  | Main clock | Subclock |
| System clock | OPTCK | 2 | USEX <br> (Uses the main clock as the system clock.) NOX <br> (Does not use the main clock.) | USEXT <br> Uses the subclock as the system clock.) <br> NOXT <br> (Does not use the subclock.) |

Remark When both the main clock and the subclock are specified as the system clock, the main clock is initially selected when the system is reset. After that, the subclock can be selected by an instruction in the program.

Shown below is a coding example of mask options.

| Symbol | Mnemonic | Operand | Comment |
| :---: | :---: | :---: | :---: |
| [Label:] | OPTION |  | [;Comment] |
|  | OPTRES | RESPLUP | ; Pulls up the $\overline{\text { RESET }}$ pin. |
|  | OPTCK | USEX, USEXT | ; Uses the main clock or subclock. |
|  | ENDOP |  |  |

### 15.2 RESERVED SYMBOLS

Table 15-2 lists the symbols defined by the device file of the $\mu$ PD17207.
The defined symbols include the following register file names, port names, and peripheral hardware names.

### 15.2.1 Register File

The symbol names assigned to the registers in the register file are defined. These registers are accessed via WR (window register) by the PEEK and POKE instructions. Fig. 15-1 lists the registers in the register file.

### 15.2.2 Registers on Data Memory and Ports

The names of the registers assigned to data memory addresses $00 \mathrm{H}-7 \mathrm{FH}$, ports assigned to address 70 H and those that follow, and system registers are defined. Fig. 15-2 shows the configuration of the data memory.

### 15.2.3 Peripheral Hardware

The names of the peripheral hardware that is accessed by the GET and PUT instructions are defined. Table 153 lists the peripheral hardware.

Table 15-2 List of Reserved Symbols (1/4)

| Symbol Name | Attribute | Value | R/W | Description |
| :---: | :---: | :---: | :---: | :---: |
| DBF3 | MEM | 0.0 CH | R/W | Bit 15 to bit 12 of data buffer |
| DBF2 | MEM | 0.0 DH | R/W | Bit 11 to bit 8 of data buffer |
| DBF1 | MEM | 0.0EH | R/W | Bit 7 to bit 4 of data buffer |
| DBF0 | MEM | 0.0FH | R/W | Bit 3 to bit 0 of data buffer |
| AR3 | MEM | 0.74 H | R | Bit 15 to bit 12 of address register |
| AR2 | MEM | 0.75H | R/W | Bit 11 to bit 8 of address register |
| AR1 | MEM | 0.76H | R/W | Bit 7 to bit 4 of address register |
| ARO | MEM | 0.77H | R/W | Bit 3 to bit 0 of address register |
| WR | MEM | 0.78 H | R/W | Window register |
| BANK | MEM | 0.79 H | R/W | Bank register |
| IXH | MEM | 0.7 AH | R/W | Bit 11 to bit 8 of index register |
| MPH | MEM | 0.7 AH | R/W | Bit 7 to bit 4 of memory pointer |
| MPE | FLG | 0.7AH. 3 | R/W | Memory pointer enable flag |
| IXM | MEM | 0.7 BH | R/W | Bit 7 to bit 4 of index register |
| MPL | MEM | 0.7 BH | R/W | Bit 3 to bit 0 of memory pointer |
| IXL | MEM | 0.7 CH | R/W | Bit 3 to bit 0 of index register |
| RPH | MEM | 0.7 DH | R/W | Bit 7 to bit 4 of register pointer |
| RPL | MEM | 0.7 EH | R/W | Bit 3 to bit 0 of register pointer |
| PSW | MEM | 0.7FH | R/W | Program status word |
| BCD | FLG | 0.7EH. 0 | R/W | BCD operation flag |
| CMP | FLG | 0.7FH. 3 | R/W | Compare flag |
| CY | FLG | 0.7FH. 2 | R/W | Carry flag |
| Z | FLG | 0.7FH. 1 | R/W | Zero flag |
| IXE | FLG | 0.7FH.0 | R/W | Index register enable flag |
| LCDDO | MEM | 0.40 H | R/W | LCD segment 0 |
| LCDD1 | MEM | 0.41H | R/W | LCD segment 1 |
| LCDD2 | MEM | 0.42 H | R/W | LCD segment 2 |
| LCDD3 | MEM | 0.43H | R/W | LCD segment 3 |
| LCDD4 | MEM | 0.44H | R/W | LCD segment 4 |
| LCDD5 | MEM | 0.45H | R/W | LCD segment 5 |
| LCDD6 | MEM | 0.46H | R/W | LCD segment 6 |
| LCDD7 | MEM | 0.47H | R/W | LCD segment 7 |
| LCDD8 | MEM | 0.48H | R/W | LCD segment 8 |
| LCDD9 | MEM | 0.49H | R/W | LCD segment 9 |
| LCDD10 | MEM | 0.4 AH | R/W | LCD segment 10 |
| LCDD11 | MEM | 0.4 BH | R/W | LCD segment 11 |
| LCDD12 | MEM | 0.4 CH | R/W | LCD segment 12 |
| LCDD13 | MEM | 0.4 DH | R/W | LCD segment 13 |
| LCDD14 | MEM | 0.4 EH | R/W | LCD segment 14 |
| LCDD15 | MEM | 0.4FH | R/W | LCD segment 15 |

Table 15-2 List of Reserved Symbols (2/4)

| Symbol Name | Attribute | Value | R/W | Description |
| :---: | :---: | :---: | :---: | :---: |
| LCDD16 | MEM | 0.50 H | R/W | LCD segment 16 |
| LCDD17 | MEM | 0.51H | R/W | LCD segment 17 |
| LCDD18 | MEM | 0.52H | R/W | LCD segment 18 |
| LCDD19 | MEM | 0.53H | R/W | LCD segment 19 |
| LCDD20 | MEM | 0.54H | R/W | LCD segment 20 |
| LCDD21 | MEM | 0.55H | R/W | LCD segment 21 |
| LCDD22 | MEM | 0.56H | R/W | LCD segment 22 |
| LCDD23 | MEM | 0.57H | R/W | LCD segment 23 |
| LCDD24 | MEM | 0.58 H | R/W | LCD segment 24 |
| LCDD25 | MEM | 0.59H | R/W | LCD segment 25 |
| LCDD26 | MEM | 0.5 AH | R/W | LCD segment 26 |
| LCDD27 | MEM | 0.5BH | R/W | LCD segment 27 |
| LCDD28 | MEM | 0.5 CH | R/W | LCD segment 28 |
| LCDD29 | MEM | 0.5DH | R/W | LCD segment 29 |
| LCDD30 | MEM | 0.5EH | R/W | LCD segment 30 |
| LCDD31 | MEM | 0.5FH | R/W | LCD segment 31 |
| LCDD32 | MEM | 0.60H | R/W | LCD segment 32 |
| LCDD33 | MEM | 0.61H | R/W | LCD segment 33 |
| LCDD34 | MEM | 0.62H | R/W | LCD segment 34 |
| LCDD35 | MEM | 0.63H | R/W | LCD segment 35 |
| POAO | FLG | 0.70H.0 | R/W | Bit 0 of port 0A |
| P0A1 | FLG | 0.70H. 1 | R/W | Bit 1 of port 0A |
| POA2 | FLG | 0.70H. 2 | R/W | Bit 2 of port 0A |
| POA3 | FLG | 0.70H. 3 | R/W | Bit 3 of port 0A |
| P0B0 | FLG | 0.71 H .0 | R/W | Bit 0 of port 0B |
| P0B1 | FLG | 0.71H.1 | R/W | Bit 1 of port 0B |
| P0B2 | FLG | 0.71 H .2 | R/W | Bit 2 of port 0B |
| P0B3 | FLG | 0.71 H .3 | R/W | Bit 3 of port 0B |
| POC0 | FLG | 0.72 H .0 | R/W | Bit 0 of port 0C |
| P0C1 | FLG | 0.72 H .1 | R/W | Bit 1 of port 0C |
| P0C2 | FLG | 0.72H. 2 | R/W | Bit 2 of port 0C |
| P0C3 | FLG | 0.72 H .3 | R/W | Bit 3 of port 0C |
| PODO | FLG | 0.73 H .0 | R/W | Bit 0 of port 0D |
| P0D1 | FLG | 0.73 H .1 | R/W | Bit 1 of port 0D |
| P0D2 | FLG | 0.73 H .2 | R/W | Bit 2 of port 0D |
| P0D3 | FLG | 0.73 H .3 | R/W | Bit 3 of port 0D |
| P1A0 | FLG | 1.70 H .0 | R/W | Bit 0 of port 1A |
| P1A1 | FLG | 1.70H. 1 | R/W | Bit 1 of port 1A |
| P1A2 | FLG | 1.70 H .2 | R/W | Bit 2 of port 1A |
| P1A3 | FLG | 1.70H. 3 | R/W | Bit 3 of port 1A |

Table 15-2 List of Reserved Symbols (3/4)

| Symbol Name | Attribute | Value | R/W | Description |
| :---: | :---: | :---: | :---: | :---: |
| SP | MEM | 0.81H | R/W | Stack pointer |
| SYSCK | FLG | 0.82H. 1 | R/W | Selection of system clock |
| XEN | FLG | 0.82H.0 | R/W | Main clock enable |
| WDTRES | FLG | 0.83H.3 | R/W | Watchdog timer reset |
| WTMMD | FLG | 0.83H. 2 | R/W | Selection of watch timer mode |
| WTMRES | FLG | 0.83H. 1 | R/W | Reset of watch timer mode |
| INT | FLG | 0.8FH.0 | R | INT pin status |
| NRZBF | FLG | 0.91H. 0 | R/W | NRZ buffer data |
| NRZ | FLG | 0.92H.0 | R/W | NRZ data |
| ADCCMP | FLG | 0.0A0H. 0 | R/W | Comparator result |
| VREFEN | FLG | 0.0A1H. 3 | R/W | A/D converter enable flag |
| ADCEN | FLG | 0.0A1H. 2 | R/W | A/D converter enable flag |
| ADCCH1 | FLG | 0.0A1H. 1 | R/W | A/D converter channel selection flag |
| ADCCH0 | FLG | 0.0A1H. 0 | R/W | A/D converter channel selection flag |
| SIOTS | FLG | 0.0A2H. 3 | R/W | Serial interface start flag |
| SIOHIZ | FLG | 0.0A2H. 2 | R/W | SO pin status |
| SIOCK1 | FLG | 0.0A2H. 1 | R/W | Serial clock selection flag for serial interface |
| SIOCK0 | FLG | 0.0A2H. 0 | R/W | Serial clock selection flag for serial interface |
| NRZEN | FLG | 0.0A3H. 2 | R/W | NRZ enable flag |
| TMOE | FLG | 0.0A3H. 1 | R/W | Timer output enable flag |
| SIOEN | FLG | 0.0A3H. 0 | R/W | SIO enable flag |
| P0DBIO3 | FLG | 0.0A7H. 3 | R/W | I/O setting flag (bit 3 of port POD) |
| P0DBIO2 | FLG | 0.0A7H. 2 | R/W | I/O setting flag (bit 2 of port POD) |
| P0DBIO1 | FLG | 0.0A7H. 1 | R/W | I/O setting flag (bit 1 of port POD) |
| PODBIO0 | FLG | 0.0A7H. 0 | R/W | I/O setting flag (bit 0 of port POD) |
| IPSIO | FLG | 0.0AFH. 3 | R/W | INTSIO interrupt enable flag |
| IPWTM | FLG | 0.0AFH. 2 | R/W | Watch timer interrupt enable flag |
| IP | FLG | 0.0AFH. 1 | R/W | Interrupt enable flag |
| IPTM | FLG | 0.0AFH. 0 | R/W | 8-Bit timer interrupt enable flag |
| LCDEN | FLG | 0.0B1H. 3 | R/W | LCD display enable flag |
| LCDCK2 | FLG | 0.0B1H. 2 | R/W | LCD display clock selection flag |
| LCDCK1 | FLG | 0.0B1H. 1 | R/W | LCD display clock selection flag |
| LCDCK0 | FLG | 0.0B1H. 0 | R/W | LCD display clock selection flag |
| LCDMD3 | FLG | 0.0B2H.3 | R/W | LCD display mode register bit 3 |
| LCDMD2 | FLG | 0.0B2H. 2 | R/W | LCD display mode register bit 2 |
| LCDMD1 | FLG | 0.0B2H. 1 | R/W | LCD display mode register bit 1 |
| LCDMD0 | FLG | 0.0B2H.0 | R/W | LCD display mode register bit 0 |
| TMEN | FLG | 0.0B3H. 3 | R/W | Timer enable flag |
| TMRES | FLG | 0.0B3H. 2 | R/W | Timer reset flag |
| TMCK1 | FLG | 0.0B3H. 1 | R/W | Selection of timer clock source |

Table 15-2 List of Reserved Symbols (4/4)

| Symbol Name | Attribute | Value | R/W |  |
| :--- | :--- | :--- | :---: | :--- |
| TMCK0 | FLG | $0.0 B 3 H .0$ | R/W | Selection of timer clock source |
| P1AGIO | FLG | $0.0 B 7 H .3$ | R/W | I/O setting flag for port 1A |
| P0CGIO | FLG | $0.0 B 7 H .2$ | R/W | I/O setting flag for port 0C |
| POBGIO | FLG | $0.0 B 7 H .1$ | R/W | I/O setting flag for port 0B |
| POAGIO | FLG | $0.0 B 7 H .0$ | R/W | I/O setting flag for port 0A |
| IRQSIO | FLG | $0.0 B B H .3$ | R/W | SIO interrupt request flag |
| IRQWTM | FLG | $0.0 B C H .2$ | R/W | Watch timer interrupt request flag |
| IRQ | FLG | $0.0 B D H .1$ | R/W | INT interrupt request flag |
| IRQTM | FLG | $0.0 B E H .0$ | R/W | 8-bit timer interrupt request flag |
| SIOSFR | DAT | $01 H$ | R/W | Serial interface shift register |
| TMM | DAT | $02 H$ | W | Modulo register for 8-bit timer |
| TMC | DAT | $02 H$ | $R$ | Counter register for 8-bit timer |
| NRZHTMM | DAT | $03 H$ | R/W | Modulo register for NRZ low-level period |
| NRZLTMM | DAT | $04 H$ | R/W | Modulo register for NRZ high-level period |
| ADCR | DAT | $05 H$ | R/W | A/D converter internal reference voltage setting register |
| AR | DAT | $40 H$ | R/W | Peripheral address of address register for GET/PUT/PUSH/CALL/BR/ <br> MOVT/INC instruction |

[MEMO]

Fig. 15-1 Register File (1/2)


Note Status when the system is reset.
*: When the mask option selects the main clock (USEX): 1
When the mask option does not select the main clock (NOX): 0

Fig. 15-2 Data Memory Configuration


Fig. 15-1 Register File (2/2)

|  | Cdolumn <br> Address <br> ess |  | 8: | 9 | \% | A | : \% |  | : |  | '\% |  | : | E | Z | F | \% |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 | 0 |
| 0 | Bit 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 | 0 |
| (8) | Bit 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 | 0 |
|  | Bit 0 |  |  |  | , |  |  |  |  |  |  |  |  |  |  | INT | P |
|  | Bit 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | Bit 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| (9) | Bit 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Bit 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | Bit 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  | IPSIO | 0 |
| 2 | Bit 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  | IPWTM | 0 |
| (A) | Bit 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  | IP | 0 |
|  | Bit 0 |  |  |  | , |  |  |  |  |  |  |  |  |  |  | IPTM | 0 |
|  | Bit 3 |  |  |  |  |  |  | IRQSIO | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |
| 3 | Bit 2 |  |  |  |  |  |  | 0 | 0 | IRQWTM | 0 | 0 | 0 | 0 | 0 |  |  |
| (B) | Bit 1 |  |  |  |  |  |  | 0 | 0 | 0 | 0 | IRQ | 0 | 0 | 0 |  |  |
|  | Bit 0 |  |  |  | , |  |  | 0 | 0 | 0 | 0 | 0 | 0 | IRQTM | 0 |  |  |

Note Status when the system is reset.
P: When the INT pin goes high: 1
When the INT pin goes low: 0

Remark ( ) indicates an address to be used when the assembler is used.
All the flags of the control registers are registered to the device file as assembler reserved words. It is convenient to use these reserved words when you develop a program.

Table 15-3 Peripheral Hardware

| Name | Address | Valid Bit |  |
| :--- | :---: | :---: | :--- |
| SIOSFR | 01 H | 8 | Shift register of serial interface |
| TMC | 02 H | 8 | Count register of 8-bit timer |
| TMM | 02 H | 8 | Modulo register of 8-bit timer |
| NRZLTMM | 03 H | 8 | Low-level period setting modulo register for remote controller carrier generator |
| NRZHTMM | 04 H | 8 | High-level period setting modulo register for remote controller carrier generator |
| ADCR | 05 H | 8 | Compare voltage setting register of A/D converter |
| AR | 40 H | 16 | Address register |

## 16. INSTRUCTION SET

### 16.1 OUTLINE OF INSTRUCTION SETS

|  |  | 0 |  | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BIN | HEX |  |  |  |  |
| 0000 | 0 | ADD | r, m | ADD | m, \#n4 |
| 0001 | 1 | SUB | r, m | SUB | m, \#n4 |
| 0010 | 2 | ADDC | r, m | ADDC | m, \#n4 |
| 0011 | 3 | SUBC | r, m | SUBC | m, \#n4 |
| 0100 | 4 | AND | r, m | AND | m, \#n4 |
| 0101 | 5 | XOR | r, m | XOR | m, \#n4 |
| 0110 | 6 | OR | r, m | OR | m, \#n4 |
| 0111 | 7 | INC <br> INC <br> MOVT <br> BR <br> CALL <br> RET <br> RETSK <br> El <br> DI <br> RETI <br> PUSH <br> POP <br> GET <br> PUT <br> PEEK <br> POKE <br> RORC <br> STOP <br> HALT <br> NOP | AR <br> IX <br> DBF, @AR <br> @AR <br> @AR <br> AR <br> AR <br> DBF, p <br> p. DBF <br> WR, rf <br> rf, WR <br> r <br> s <br> h |  |  |
| 1000 | 8 | LD | r, m | ST | m, r |
| 1001 | 9 | SKE | m, \#n4 | SKGE | m, \#n4 |
| 1010 | A | MOV | @r, m | MOV | m, @r |
| 1011 | B | SKNE | m, \#n4 | SKLT | m, \#n4 |
| 1100 | C | BR | addr (Page 0) | CALL | addr (Page 0) |
| 1101 | D | BR | addr (Page 1) | MOV | m, \#n4 |
| 1110 | E |  |  | SKT | m, \#n |
| 1111 | F |  |  | SKF | m, \#n |

### 16.2 LEGEND

| AR | Address register |
| :---: | :---: |
| ASR | Address stack register specified by stack pointer |
| addr | Program memory address (lower 11 bits) |
| BANK | Bank register |
| CMP | Compare flag |
| CY | Carry flag |
| DBF | Data buffer |
| h | Halt releasing condition |
| INTEF | Interrupt enable flag |
| INTR | Register automatically saved to stack in case of interrupt |
| INTSK | : Interrupt stack register |
| IX | Index register |
| MP | Data memory row address pointer |
| MPE | Memory pointer enable flag |
| m | Data memory address specified by mR, mc |
| mR | Data memory row address (high) |
| mc | : Data memory column address (low) |
| n | Bit position (4 bits) |
| n4 | : Immediate data (4 bits) |
| PAGE | : Page (Bit 11 of program counter) |
| PC | : Program counter |
| p | : Peripheral address |
| рн | : Peripheral address (higher 3 bits) |
| pL | : Peripheral address (lower 4 bits) |
| $r$ | : General register column address |
| rf | Register file address |
| rfR | : Register file address (higher 3 bits) |
| rfc | : Register file address (lower 4 bits) |
| SP | Stack pointer |
| s | : Stop releasing condition |
| WR | : Window register |
| ( $\times$ ) | : Contents addressed by $\times$ |

### 16.3 LIST OF INSTRUCTION SETS

| Group | Mnemonic | Operand | Operation | Instruction Code |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | OP code | Operand |  |  |
| Addition | ADD | r, m | $(r) \leftarrow(r)+(m)$ | 00000 | mR | mc | $r$ |
|  |  | m, \#n4 | $(\mathrm{m}) \leftarrow(\mathrm{m})+\mathrm{n} 4$ | 10000 | mR | mc | n4 |
|  | ADDC | r, m | $(\mathrm{r}) \leftarrow(\mathrm{r})+(\mathrm{m})+\mathrm{CY}$ | 00010 | $\mathrm{mR}_{R}$ | mc | $r$ |
|  |  | m, \#n4 | $(\mathrm{m}) \leftarrow(\mathrm{m})+\mathrm{n} 4+\mathrm{CY}$ | 10010 | $\mathrm{mR}^{\text {r }}$ | mc | n4 |
|  | INC | AR | $\mathrm{AR} \leftarrow \mathrm{AR}+1$ | 00111 | 000 | 1001 | 0000 |
|  |  | IX | $\mathrm{IX} \leftarrow \mathrm{IX}+1$ | 00111 | 000 | 1000 | 0000 |
| Subtraction | SUB | r, m | $(r) \leftarrow(r)-(m)$ | 00001 | mR | mc | $r$ |
|  |  | m, \#n4 | $(\mathrm{m}) \leftarrow(\mathrm{m})-\mathrm{n} 4$ | 10001 | mR | mc | n4 |
|  | SUBC | r, m | $(\mathrm{r}) \leftarrow(\mathrm{r})-(\mathrm{m})-\mathrm{CY}$ | 00011 | mR | mc | $r$ |
|  |  | m, \#n4 | $(\mathrm{m}) \leftarrow(\mathrm{m})-\mathrm{n} 4-\mathrm{CY}$ | 10011 | mR | mc | n4 |
| Logical | OR | r, m | $(r) \leftarrow(r) \vee(m)$ | 00110 | mR | mc | $r$ |
|  |  | m, \#n4 | $(\mathrm{m}) \leftarrow(\mathrm{m}) \vee \mathrm{n} 4$ | 10110 | mR | mc | n4 |
|  | AND | r, m | $(r) \leftarrow(r) \wedge(m)$ | 00100 | mR | mc | $r$ |
|  |  | m, \#n4 | $(\mathrm{m}) \leftarrow(\mathrm{m}) \wedge \mathrm{n} 4$ | 10100 | mR | mc | n4 |
|  | XOR | r, m | $(\mathrm{r}) \leftarrow(\mathrm{r}) \forall(\mathrm{m})$ | 00101 | mR | mc | $r$ |
|  |  | m, \#n4 | $(\mathrm{m}) \leftarrow(\mathrm{m}) \forall \mathrm{n} 4$ | 10101 | mR | mc | n4 |
| Judge | SKT | m, \#n | CMP $\leftarrow 0$, if $(\mathrm{m}) \wedge \mathrm{n}=\mathrm{n}$, then skip | 11110 | mR | mc | n |
|  | SKF | m, \#n | CMP $\leftarrow 0$, if $(\mathrm{m}) \wedge \mathrm{n}=0$, then skip | 11111 | mR | mc | n |
| Compare | SKE | m, \#n4 | (m)-n4, skip if zero | 01001 | mR | mc | n4 |
|  | SKNE | m, \#n4 | (m)-n4, skip if not zero | 01011 | mR | mc | n4 |
|  | SKGE | m, \#n4 | (m)-n4, skip if not borrow | 11001 | mR | mc | n4 |
|  | SKLT | m, \#n4 | (m)-n4, skip if borrow | 11011 | mR | mc | n4 |
| Rotate | RORC | $r$ | $\mathrm{CY} \rightarrow(\mathrm{r})_{\mathrm{b}} \rightarrow(\mathrm{r})_{\mathrm{b} 2} \rightarrow\left(r_{b 1} \rightarrow(\mathrm{r})_{\mathrm{b} 0}\right.$ | 00111 | 000 | 0111 | $r$ |
| Transfer | LD | r, m | $(\mathrm{r}) \leftarrow(\mathrm{m})$ | 01000 | mR | mc | $r$ |
|  | ST | m, r | $(\mathrm{m}) \leftarrow(\mathrm{r})$ | 11000 | mR | mc | $r$ |
|  | MOV | @r, m | $\begin{aligned} & \text { if MPE }=1:(M P,(r)) \leftarrow(m) \\ & \text { if MPE }=0:\left(\text { BANK, } m_{R},(r)\right) \leftarrow(m) \end{aligned}$ | 01010 | mR | mc | $r$ |
|  |  | m, @r | $\begin{aligned} & \text { if MPE }=1:(m) \leftarrow(\text { MP, }(r)) \\ & \text { if MPE }=0:(m) \leftarrow\left(\text { BANK, } m_{R},(r)\right) \end{aligned}$ | 11010 | mR | mc | $r$ |
|  |  | m, \#n4 | $(\mathrm{m}) \leftarrow \mathrm{n} 4$ | 11101 | mR | mc | n4 |
|  | MOVT ${ }^{\text {Note }}$ | DBF, <br> @AR | $\begin{aligned} & \mathrm{SP} \leftarrow \mathrm{SP}-1, \mathrm{ASR} \leftarrow \mathrm{PC}, \mathrm{PC} \leftarrow \mathrm{AR} \\ & \mathrm{DBF} \leftarrow(\mathrm{PC}), \mathrm{PC} \leftarrow \mathrm{ASR}, \mathrm{SP} \leftarrow \mathrm{SP}+1 \end{aligned}$ | 00111 | 000 | 0001 | 0000 |

Note Two instruction cycles are necessary only for executing the MOVT instruction.

| Group | Mnemonic | Operand | Operation | Instruction Code |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | OP code | Operand |  |  |
| Transfer | PUSH | AR | $\mathrm{SP} \leftarrow \mathrm{SP}-1, \mathrm{ASR} \leftarrow \mathrm{AR}$ | 00111 | 000 | 1101 | 0000 |
|  | POP | AR | $\mathrm{AR} \leftarrow \mathrm{ASR}, \mathrm{SP} \leftarrow \mathrm{SP}+1$ | 00111 | 000 | 1100 | 0000 |
|  | PEEK | WR, rf | $\mathrm{WR} \leftarrow(\mathrm{rf})$ | 00111 | rfR | 0011 | rfc |
|  | POKE | rf, WR | $(\mathrm{rf}) \leftarrow \mathrm{WR}$ | 00111 | rfR | 0010 | rfc |
|  | GET | DBF, p | $(\mathrm{DBF}) \leftarrow(\mathrm{p})$ | 00111 | рн | 1011 | pL |
|  | PUT | p, DBF | $(\mathrm{p}) \leftarrow$ (DBF) | 00111 | рн | 1010 | pL |
| Branch | BR | addr | $\mathrm{PC}_{10-0} \leftarrow$ addr, PAGE $\leftarrow 0$ | 01100 | addr |  |  |
|  |  |  | $\mathrm{PC}_{10-0} \leftarrow$ addr, PAGE $\leftarrow 1$ | 01101 |  |  |  |
|  |  | @AR | $\mathrm{PC} \leftarrow \mathrm{AR}$ | 00111 | 000 | 0100 | 0000 |
| Subroutine | CALL | addr | $\begin{aligned} & \mathrm{SP} \leftarrow \mathrm{SP}-1, \mathrm{ASR} \leftarrow \mathrm{PC} \\ & \mathrm{PC}_{10-0} \leftarrow \mathrm{addr}, \mathrm{PAGE} \leftarrow 0 \end{aligned}$ | 11100 | addr |  |  |
|  |  | @AR | $\begin{aligned} & \mathrm{SP} \leftarrow \mathrm{SP}-1, \mathrm{ASR} \leftarrow \mathrm{PC} \\ & \mathrm{PC} \leftarrow \mathrm{AR} \end{aligned}$ | 00111 | 000 | 0101 | 0000 |
|  | RET |  | $\mathrm{PC} \leftarrow \mathrm{ASR}, \mathrm{SP} \leftarrow \mathrm{SP}+1$ | 00111 | 000 | 1110 | 0000 |
|  | RETSK |  | $\mathrm{PC} \leftarrow \mathrm{ASR}, \mathrm{SP} \leftarrow \mathrm{SP}+1$ and skip | 00111 | 001 | 1110 | 0000 |
|  | RETI |  | $\mathrm{PC} \leftarrow \mathrm{ASR}, \mathrm{INTR} \leftarrow \mathrm{INTSK}, \mathrm{SP} \leftarrow \mathrm{SP}+1$ | 00111 | 100 | 1110 | 0000 |
| Interrupt | El |  | INTEF $\leftarrow 1$ | 00111 | 000 | 1111 | 0000 |
|  | DI |  | INTEF $\leftarrow 0$ | 00111 | 001 | 1111 | 0000 |
| Other | STOP | s | STOP | 00111 | 010 | 1111 | s |
|  | HALT | h | HALT | 00111 | 011 | 1111 | h |
|  | NOP |  | No operation | 00111 | 100 | 1111 | 0000 |

### 16.4 ASSEMBLER (AS17K) EMBEDDED MACROINSTRUCTIONS

Legend
flag n : FLG symbol
n : Bit number
<> : Can be omitted

|  | Mnemonic | Operand | Operation | n |
| :---: | :---: | :---: | :---: | :---: |
| Embedded <br> macro | SKTn | flag 1, ... flag n | if (flag 1) ~ (flag $n$ ) = all " 1 ", then skip | $1 \leq \mathrm{n} \leq 4$ |
|  | SKFn | flag $1, \ldots$ flag n | if (flag 1) ~ (flag $n$ ) = all " 0 ", then skip | $1 \leq n \leq 4$ |
|  | SETn | flag $1, \ldots$ flag n | $($ flag 1) $\sim($ flag n$) \leftarrow 1$ | $1 \leq \mathrm{n} \leq 4$ |
|  | CLRn | flag 1, ... flag n | $($ flag 1) $\sim($ flag n$) \leftarrow 0$ | $1 \leq \mathrm{n} \leq 4$ |
|  | NOTn | flag $1, \ldots$ flag n | if $($ flag $n)=$ " 0 ", then $($ flag $n) \leftarrow 1$ <br> if $($ flag $n)=$ " 1 ", then $($ flag $n) \leftarrow 0$ | $1 \leq \mathrm{n} \leq 4$ |
|  | INITFLG | <NOT> flag $1, \ldots$ <<NOT> flag n> | if description $=$ NOT flag $n$, then $($ flag $n) \leftarrow 0$ <br> if description $=$ flag $n$, then $($ flag $n) \leftarrow 1$ | $1 \leq \mathrm{n} \leq 4$ |
|  | BANKn |  | $($ BANK $) \leftarrow \mathrm{n}$ | $0 \leq n \leq 2$ |

## 17. ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Test Condition |  | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | VdD |  |  | -0.3 to +7.0 | V |
| Analog supply voltage | Vadc |  |  | -0.3 to Vod +0.3 | V |
| Input voltage | $V_{1}$ |  |  | -0.3 to Vod +0.3 | V |
| Output voltage | Vo |  |  | -0.3 to VDD+0.3 | $\checkmark$ |
|  |  |  | Peak value | -30 | mA |
|  |  |  | Effective value | -20 | mA |
| High-level output current | І- | One pin (except REM) | Peak value | -7.5 | mA |
|  |  |  | Effective value | -5 | mA |
|  |  | pins (except REM) | Peak value | -22.5 | mA |
|  |  |  | Effective value | -15 | mA |
|  |  | e pin | Peak value | 7.5 | mA |
|  |  |  | Effective value | 5 | mA |
| Low |  | All pins (except REM) | Peak value | 22.5 | mA |
|  |  |  | Effective value | 15 | mA |
| Operating ambient temperature | TA |  |  | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  |  | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |

Note Effective value $=$ Peak value $\times \sqrt{\text { Duty }}$

Caution Even if one of the parameters exceeds its absolute maximum rating even momentarily, the quality of the product may be degraded. The absolute maximum rating therefore specifies the upper or lower limit of the value at which the product can be used without physical damages. Be sure not to exceed or fall below this value when using the product.

CAPACITANCE $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V} D=0 \mathrm{~V}\right)$

| Parameter | Symbol | Test Condition | MIN. | TYP. | MAX. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Input capacitance | CIN | INT, SI, and $\overline{\text { RESET pins }}$ |  |  | 10 | pF |

RECOMMENDED OPERATING RANGES ( $\mathrm{T}_{\mathrm{A}}=-20$ to $+75^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Test Condition | MIN. | TYP. | MAX. |
| :---: | :---: | :--- | :---: | :---: | :---: |
| Supply voltage | $V_{\text {DD1 }}$ | System clock $\mathrm{fx}=4 \mathrm{MHz}$ | 2.2 | 3.0 | 5.5 |
|  | $\mathrm{~V}_{\text {DD2 }}$ | System clock $\mathrm{fx}=8 \mathrm{MHz}$ | V |  |  |
|  | $\mathrm{V}_{\mathrm{DD} 3}$ | System clock $\mathrm{fxT}=32.768 \mathrm{kHz}$ | 4.5 | 5.0 | 5.5 |
| Main clock oscillation frequency | fx |  | 2.0 | 3.0 | 5.5 |
|  | fxT |  | 1.0 | 4 | 8.0 |



MAIN SYSTEM CLOCK OSCILLATOR CHARACTERISTICS ( $\mathrm{T}_{\mathrm{A}}=-20$ to $+75^{\circ} \mathrm{C}$, VDD $=2.2$ to 5.5 V )

| Resonator Constants | Recommended | Item | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ceramic ${ }^{\text {Note }} 3$ oscillator |  | Oscillation frequency (fX) Note 1 |  | 1.0 | 4 | 8.0 | MHz |
|  |  | Oscillation stabilization time ${ }^{\text {Note } 2}$ | From when Vod reaches the minimum oscillation voltage |  |  | 4 | ms |
| Crystal ${ }^{\text {Note }} 3$ oscillator |  | Oscillation frequency $(\mathrm{fx})^{\text {Note }} 1$ |  | 1.0 | 4 | 8.0 | MHz |
|  |  | Oscillation stabilization | $V_{\text {DD }}=4.5$ to 5.5 V |  |  | 10 | ms |
|  |  | time ${ }^{\text {Note } 2}$ |  |  |  | 30 | ms |

Notes 1. The oscillation frequency is indicated only to express the oscillator characteristics.
2. The oscillation stabilization time is the time required for stabilizing the oscillation after VDD is applied or the STOP mode is released.
3. The recommended oscillators are shown in the table described later.

## SUBSYSTEM CLOCK OSCILLATOR CHARACTERISTICS

| Resonator Constants | Recommended | Item | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Crystal oscillator | $\begin{array}{\|ll\|}  & \\ \text { XIN } & \text { Xout } \\ \hline \end{array}$ | Oscillation frequency (fxt) |  |  | 32.768 |  | kHz |
|  |  | Oscillation stabilization time |  |  | 5 | 10 | S |

Caution When using the main system clock and the subsystem clock generators, in order to avoid wiring capacitance effects, the following notations must be read and observed for wiring the portion inside the dotted line in the table:

- Wiring length must be minimized.
- Do not cross with other signal lines. Do not wire close to a large current line.
- Capacitors used in the oscillators must always be grounded to GND potential level. Never ground the grounding pattern having a large current flow.
- Do not take the signal directly out of the oscillator.

In order to reduce the power consumption, the subsystem clock oscillator employs a low amplification factor circuit. Because of this, the subsystem clock oscillator is more sensitive to noise than the main system clock oscillator. Therefore, when using the subsystem clock, wiring must be carefully planned.

## RECOMMENDED OSCILLATORS

Main System Clock Oscillator (made of ceramic)

| Manufacturer | Part Name | External Capacitance ( pF ) |  | Oscillation Voltage Range <br> (V) |  | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | C1 | C2 | MIN. | MAX. |  |
| MURATA Mfg. | CSA3.58MG | 30 | 30 | 2.0 | 6.0 |  |
|  | CSA4.00MG | 30 | 30 | 2.0 | 6.0 |  |
|  | CSA4.19MG | 30 | 30 | 2.0 | 6.0 |  |
|  | CST3.58MGW | Not required | Not required | 2.0 | 6.0 | Built-in capacitor |
|  | CST4.00MGW | Not required | Not required | 2.0 | 6.0 |  |
|  | CST4.19MGW | Not required | Not required | 2.0 | 6.0 |  |
| KYOCERA | KBR3.58MS | 33 | 33 | 2.0 | 6.0 |  |
|  | KBR4.0MS | 33 | 33 | 2.0 | 6.0 |  |
|  | KBR4.19MS | 33 | 33 | 2.0 | 6.0 |  |
| TOKO | CRHF4.00 | 18 | 18 | 2.0 | 6.0 |  |
| DAISHINKU | PRS0400BCSAN | 39 | 33 | 2.0 | 6.0 |  |

Main System Clock Oscillator (made of crystal)

| Manufacturer | Frequency(MHz) | Holder | External Capacitance(pF) |  | Oscillation Voltage Range <br> (V) |  | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | C1 | C2 | MIN. | MAX. |  |
| KINSEKI | 4.0 | HC-49U-S | 22 | 22 | 2.0 | 6.0 |  |

DC CHARACTERISTICS $\left(T_{A}=-20\right.$ to $+75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{ADC}}=2.2$ to 3.6 V )


Notes 1. $P 0 A_{0}$ to $P 0 A_{3}, P 0 D_{0}$ to $P 0 D_{3}$, and $P 1 A_{0}$ to $P 1 A_{2}$ pins
2. $P 0 A_{0}$ to $P_{0} A_{3}, P 0 B$ to $P 0 B_{3}, P 0 C 0$ to $P 0 C_{3}, P 0 D_{0}$ to $P 0 D_{3}, P 1 A_{0}$ to $P 1 A_{2}$, WDOUT, and REM pins
3. The specifications of the main STOP mode (sub-mounting) are the same as the sub-HALT mode (with the main clock oscillation stopped).

LCD CHARACTERISTICS ( $\mathrm{T}_{\mathrm{A}}=-20$ to $+75^{\circ} \mathrm{C}, \mathrm{VDD}=2.2$ to 3.6 V )

| Parameter | Symbol | Test Condition | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V lcde Output Voltage | V lcdi | $V_{D D}=3 \mathrm{~V}, \mathrm{Ta}_{\mathrm{a}}=25^{\circ} \mathrm{C}, \mathrm{R} 1=\mathrm{R} 2=1 \mathrm{M} \Omega$ | 0.5 | 0.6 | 0.7 | V |
| LCD Reference Output Voltage | Vlcdo | External variable resistance ( 0 to $2.2 \mathrm{M} \Omega$ ) | 0.8 |  | 1.8 | V |
| Doubler Output Voltage | VLCD1 | C 1 to $\mathrm{C} 4=0.47 \mu \mathrm{~F}$ | 1.9 | 2.0 |  | V Lcdo |
| Tripler Output Voltage | VLCD2 | C 1 to $\mathrm{C} 4=0.47 \mu \mathrm{~F}$ | 2.85 | 3.0 |  | Vlcdo |
| LCD Common Output Current | Iсом | Output voltage deviation $=0.2 \mathrm{~V}$ | 30 |  |  | $\mu \mathrm{A}$ |
| LCD Segment Output Current | ILCD | Output voltage deviation $=0.2 \mathrm{~V}$ | 5 |  |  | $\mu \mathrm{A}$ |

DC CHARACTERISTICS ( $\mathrm{T}_{\mathrm{A}}=-20$ to $+75^{\circ} \mathrm{C}, \mathrm{VDD}=\mathrm{V}_{\mathrm{ADC}}=5 \mathrm{~V} \pm 10 \%$ )

| Parameter | Symbol | Test Condition |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High-Level Input Voltage | $\mathrm{V}_{\mathrm{HH}}$ | $\overline{\text { RESET }}$ and INT pins |  | 0.8VDD |  | VDD | V |
|  | $\mathrm{V}_{\mathbf{H} 2}$ | Other than RESET and INT pins |  | 0.7 VdD |  | VdD | V |
| Low-Level Input Voltage | VLL1 | $\overline{\text { RESET }}$ and INT pins |  | 0 |  | 0.2 VdD | V |
|  | VIL2 | Other than RESET and INT pins |  | 0 |  | 0.3 VDD | V |
| High-Level Input Leakage current | ІІнн1 | XTin, XTout, Xin, and Xout pins |  |  |  | 20 | $\mu \mathrm{A}$ |
|  | ІІІн2 | Other than $\mathrm{XT}_{\text {In }}, \mathrm{XTout}$,Xin , and Xout pins |  |  |  | 3 | $\mu \mathrm{A}$ |
| Low-Level Input Leakage current | ILlı1 | XTin, XTout, Xin, and Xout pins |  |  |  | -20 | $\mu \mathrm{A}$ |
|  | ILL2 | Other than $\mathrm{XT}_{\text {IN }}, \mathrm{XTout}$,XIN , and Xout pins |  |  |  | -3 | $\mu \mathrm{A}$ |
| High-Level Output Current | Іон1 | REM pin $\quad \mathrm{VoH}=\mathrm{V}$ Vd-0.6 V |  | -7 | -15 |  | mA |
|  | Іон2 | Note 1 V | OH $=$ Vdo-0.3 V | -0.8 | -1.2 |  | mA |
| Low-Level Output Current | loL | Note 2 | $\mathrm{VoL}=0.3 \mathrm{~V}$ | 1.0 | 1.5 |  | mA |
| Built-In Pull-Up Resistor | Rpoa | POAo to $\mathrm{PO} \mathrm{A}_{3}$ pins |  | 140 | 200 | 350 | k $\Omega$ |
|  | Rres | $\overline{\text { RESET }}$ pins (mask option) |  | 27 | 47 | 94 | k $\Omega$ |
| A/D Absolute Precision |  |  |  |  |  | $\pm 2$ | LSB |
| A/D Resolution |  |  |  |  | 8 |  | bits |
| A/D Converter Circuit Current | IAdC |  |  |  | 60 | 120 | $\mu \mathrm{A}$ |
| Comparator Error |  | In comparator mode |  |  | 10 | 20 | mV |
| Supply Current | lod 1 | X installed ( $\mathrm{fx}=4.19 \mathrm{MHz}$ ) <br> XT not installed $V_{D D}=5 \mathrm{~V}$ | RUN mode |  | 1.8 | 5.0 | mA |
|  | IdD2 |  | HALT mode |  | 0.6 | 2.0 | mA |
|  | Iod3 |  | STOP mode |  | 2.6 | 20 | $\mu \mathrm{A}$ |
|  | lod4 | X not installed or STOP mode <br> XT installed $(\mathrm{fx}=32.768 \mathrm{kHz}) \quad \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | RUN mode |  | 10.5 | 40 | $\mu \mathrm{A}$ |
|  | IdD5 |  | HALT mode |  | 6.0 | 20 | $\mu \mathrm{A}$ |

Notes 1. $\mathrm{P} 0 \mathrm{~A}_{0}$ to $\mathrm{P} 0 \mathrm{~A}_{3}, \mathrm{P} 0 \mathrm{D}_{0}$ to $\mathrm{P} 0 \mathrm{D}_{3}$, and $\mathrm{P} 1 \mathrm{~A}_{0}$ to $\mathrm{P} 1 \mathrm{~A}_{2}$ pins
2. POA o to $\mathrm{POA}_{3}, \mathrm{P} 0 \mathrm{~B}_{0}$ to $\mathrm{POB}_{3}, \mathrm{P} 0 \mathrm{C}_{0}$ to $\mathrm{P} 0 \mathrm{C}_{3}, \mathrm{P} 0 \mathrm{D}_{0}$ to $\mathrm{P} 0 \mathrm{D}_{3}, \mathrm{P} 1 \mathrm{~A}_{0}$ to $\mathrm{P} 1 \mathrm{~A}_{2}$, REM, and WDOUT pins
3. The specifications of the main STOP mode (sub-mounting) are the same as the sub-HALT mode (with the main clock oscillation stopped).

LCD CHARACTERISTICS ( $\mathrm{T}_{\mathrm{A}}=-20$ to $+75^{\circ} \mathrm{C}, \mathrm{V} D \mathrm{D}=5 \mathrm{~V} \pm 10 \%$ )

| Parameter | Symbol | Test Condition | MIN. | TYP. | MAX. | Unit |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| LCD Reference Output Voltage | VLCDO | External variable resistance <br> $(0$ to $2.2 \mathrm{M} \Omega)$ | 0.8 |  | 1.8 | V |
| Doubler Output Voltage | VLCD1 | C 1 to $\mathrm{C} 4=0.47 \mu \mathrm{~F}$ | 1.9 | 2.0 |  | VLCDO |
| Tripler Output Voltage | $\mathrm{V}_{\mathrm{LCD} 2}$ | C 1 to $\mathrm{C} 4=0.47 \mu \mathrm{~F}$ | 2.85 | 3.0 |  | VLCD0 |
| LCD Common Output Current | ICom | Output voltage deviation $=0.2 \mathrm{~V}$ | 30 |  |  | $\mu \mathrm{~A}$ |
| LCD Segment Output Current | LLCD | Output voltage deviation $=0.2 \mathrm{~V}$ | 5 |  |  | $\mu \mathrm{~A}$ |

AC CHARACTERISTICS $\left(T_{A}=-20\right.$ to $+75^{\circ} \mathrm{C}, \mathrm{VDD}=2.2$ to 5.5 V )

| Parameter | Symbol | Test Condition |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SCK Input Cycle Time }}$ | tkcy | $\mathrm{V} D \mathrm{~L}=5 \mathrm{~V} \pm 10 \%$ | Data Input | 2.0 |  |  | $\mu \mathrm{s}$ |
|  |  |  | Data Output | 10 |  |  | $\mu \mathrm{s}$ |
|  |  |  | Data Input | 5 |  |  | $\mu \mathrm{s}$ |
|  |  |  | Data Output | 13 |  |  | $\mu \mathrm{s}$ |
| $\overline{\text { SCK }}$ Input High- and Low-Level Widths | $\begin{aligned} & \text { tкH, } \\ & \text { tкL } \end{aligned}$ | $V_{\text {DD }}=5 \mathrm{~V} \pm 10$ \% | Data Input | 1.0 |  |  | $\mu \mathrm{s}$ |
|  |  |  | Data Output | 5.0 |  |  | $\mu \mathrm{s}$ |
|  |  |  | Data Input | 2.5 |  |  | $\mu \mathrm{s}$ |
|  |  |  | Data Output | 6.5 |  |  | $\mu \mathrm{s}$ |
| SI Setup Time (vs. $\overline{\text { SCK }} \uparrow$ ) | tsik |  |  | 100 |  |  | ns |
| SI Hold Time (vs. $\overline{\text { SCK } \uparrow \text { ) }}$ | tksı |  |  | 100 |  |  | ns |
| $\overline{\text { SCK }} \downarrow \rightarrow$ to SO Output Delay Time | tkso | $\mathrm{CL}=100 \mathrm{pF}$ |  |  |  | 4.5 | $\mu \mathrm{s}$ |
| INT High- and Low-Level Width | tıн, tiol |  |  | 50 |  |  | $\mu \mathrm{s}$ |
| $\overline{\text { RESET }}$ Low-Level Width | trsL |  |  | 50 |  |  | $\mu \mathrm{s}$ |
| POA Low-Level Width | trLsL | Standby Release |  | 10 |  |  | $\mu \mathrm{s}$ |

## SERIAL TRANSFER TIMING

3-line Serial I/O Mode

18. PERFORMANCE CURVE (REFERENCE VALUE)









19. EXAMPLE OF APPLICATION CIRCUIT

- Remote Controller for Air Conditioner



## 20. PACKAGE DRAWINGS

## PACKAGE DRAWINGS OF MASS-PRODUCTION PRODUCT

## 80 PIN PLASTIC QFP (14×20)



## NOTE

Each lead centerline is located within 0.15 mm ( 0.006 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
| :---: | :--- | :--- |
| A | $23.2 \pm 0.2$ | $0.913_{-0.008}^{+0.009}$ |
| B | $20.0 \pm 0.2$ | $0.787_{-0.008}^{+0.009}$ |
| C | $14.0 \pm 0.2$ | $0.551_{-0.008}^{+0.009}$ |
| D | $17.2 \pm 0.2$ | $0.677 \pm 0.008$ |
| F | 1.0 | 0.039 |
| G | 1.8 | 0.031 |
| H | $0.35 \pm 0.10$ | $0.014_{-0.005}^{+0.004}$ |
| I | 0.15 | 0.006 |
| J | $0.8($ T.P. $)$ | 0.031 (T.P.) |
| K | $1.6 \pm 0.2$ | $0.063 \pm 0.008$ |
| L | $0.8 \pm 0.2$ | $0.031_{-0.009}^{+0.009}$ |
| M | $0.15_{-0.0}^{+0.10}$ | $0.006_{-0.003}^{+0.004}$ |
| N | 0.10 | 0.004 |
| P | 2.7 | 0.106 |
| Q | $0.125 \pm 0.075$ | $0.005 \pm 0.003$ |
| R | $5^{\circ} \pm 5^{\circ}$ | $5^{\circ} \pm 5^{\circ}$ |
| S | 3.0 MAX. | 0.119 MAX. |
|  |  | S80GF-80-3B9-3 |

Caution The ES and mass-production products differ in external shape and materials. Please refer to the package drawing for the ES product.

ES PRODUCT PACKAGE DRAWINGS

ES 80-PIN CERAMIC QFP (For Reference) (UNIT: mm)


Caution 1. The metal cap is connected to pin 33 and is at the GND level.
2. Leads on the bottom of the package are guided slantingly.
3. Package length does not include end flash burr.

## 21. RECOMMENDED SOLDERING CONDITIONS

For the $\mu$ PD17207, soldering must be performed under the following conditions.
For details of recommended conditions for surface mounting, refer to information document "Semiconductor Device Mounting Technology Manual" (C10535E).

For other soldering methods, please consult with NEC personnel.

Table 21-1 Soldering Conditions of Surface Mount Type
$\mu$ PD17201AGF-xxx-3B9: 80-pin plastic QFP ( $14 \times 20 \mathrm{~mm}$ ) $\mu$ PD17207GF-xxx-3B9: 80-pin plastic QFP $(14 \times 20 \mathrm{~mm})$

| Soldering Method | Soldering Conditions | Symbol |
| :---: | :---: | :---: |
| Infrared Reflow | Package peak temperature: $235^{\circ} \mathrm{C}$, Time: 30 seconds max. ( $210^{\circ} \mathrm{C}$ min.), <br> Number of times: 2 max., Days: 7 daysNote (after that, prebaking is necessary for 20 hours at $125^{\circ} \mathrm{C}$ ) <br> <Caution> <br> Cannot be baked while packed in anything other than a heat-resistant tray (i.e. magazine, taping or non-heat resistant tray). | IR35-207-2 |
| VPS | Package peak temperature: $215^{\circ} \mathrm{C}$, Time: 40 seconds max. ( $200^{\circ} \mathrm{C}$ min.), <br> Number of times: 2 max., Days: 7 daysNote (after that, prebaking is necessary for 20 hours at $125^{\circ} \mathrm{C}$ ) <br> <Caution> <br> Cannot be baked while packed in anything other than a heat-resistant tray (i.e. magazine, taping or non-heat resistant tray). | VP15-207-2 |
| Wave Soldering | Solder bath temperature: $260^{\circ} \mathrm{C}$ max., Time: 10 seconds max. Number of times: 1 , Pre-heating temperature: $120^{\circ} \mathrm{C}$ max. (package surface temperature), Days: 7 daysNote (after that, prebaking is necessary for 20 hours at $125^{\circ} \mathrm{C}$ ) | WS60-207-1 |
| Partial Heating | Pin temperature: $300^{\circ} \mathrm{C}$ max., Time: 3 seconds max. (per side of device) | - |

Note The number of days the device can be stored after the dry pack was opened, under storage conditions of $25^{\circ} \mathrm{C}$ and $65 \%$ RH max.

Caution Do not use two or more soldering methods in combination (except the partial heating method).

## APPENDIX A. DIFFERENCES BETWEEN $\mu$ PD17P207 AND $\mu$ PD17201A/17207

The $\mu$ PD17P207 has a PROM to which the user can write a program in place of the internal mask ROM of the $\mu$ PD17201A and 17207. Therefore, the $\mu$ PD17P207 is identical to $\mu$ PD17201A and 17207 except for the program memory and mask option. However, some of the electrical characteristics, such as supply current and Vlcdo voltage of the $\mu$ PD17P207, are different from that of the $\mu$ PD17201A and 17207.

The following table lists the differences between the $\mu \mathrm{PD} 17 \mathrm{P} 207$ and $\mu \mathrm{PD} 17201 \mathrm{~A} / 17207$.

| Item <br> Product Name | $\begin{gathered} \mu \text { PD17P207 } \\ -001 \end{gathered}$ | $\begin{gathered} \mu \text { PD17P207 } \\ -002 \end{gathered}$ | $\begin{gathered} \mu \text { PD17P207 } \\ -003 \end{gathered}$ | $\mu$ PD17201A | $\mu$ PD17207 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Program Memory | One-Time PROM |  |  | Mask ROM |  |
|  | 0000H-0FFFH |  |  | 0000H-0BFFH | 0000H-0FFFH |
|  | $4096 \times 16$ bits |  |  | $3072 \times 16$ bits | $4096 \times 16$ bits |
| Pull-Up Resistor of $\overline{\text { RESET }}$ Pin | Provided | Not provided | Not provided | Any (mask option) |  |
| Main Clock Oscillator Circuit |  | Provided |  |  |  |
| Subclock Oscillator Circuit |  | Not provided | Provided |  |  |
| VPP Pin, PROM Program Pin | Provided |  |  | Not provided |  |
| Supply Voltage $\left(\mathrm{T}_{\mathrm{A}}=-20 \text { to }+75^{\circ} \mathrm{C}\right)$ | $\begin{aligned} V_{D D}=2.5 \text { to } 5.5 \mathrm{~V}\left(\text { at } f_{x}\right. & =4 \mathrm{MHz}) \\ V_{D D}=2.4 \text { to } 5.5 \mathrm{~V}\left(\text { at } f_{x}\right. & =4 \mathrm{MHz}, \\ T_{A} & \left.=-20 \text { to }+60^{\circ} \mathrm{C}\right) \end{aligned}$ |  |  | $V_{\text {DD }}=2.2$ to 5.5 V (at $\mathrm{fx}=4 \mathrm{MHz}$ ) |  |
| Package | 80-pin plastic QFP ( $14 \times 20 \mathrm{~mm}$ ) |  |  |  |  |

## Caution When using the $\mu$ PD17P207-001, be sure to connect an oscillator to both the main clock oscillation

 circuit and subclock oscillation circuit.
## APPENDIX B. FUNCTIONAL COMPARISON OF $\mu$ PD17201A/17207 RELATED PRODUCTS

| Product Name <br> Item |  | $\mu$ PD17201A | $\mu$ PD17207 | $\mu \mathrm{PD} 17215$ | $\mu \mathrm{PD} 17216$ | $\mu \mathrm{PD} 17217$ | $\mu \mathrm{PD} 17218$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ROM Capacity (bits) |  | $3072 \times 16$ | $4096 \times 16$ | $2048 \times 16$ | $4096 \times 16$ | $6144 \times 16$ | $8192 \times 16$ |
| RAM Capacity (bits) |  | $336 \times 4$ |  | $111 \times 4$ |  | $233 \times 4$ |  |
| LCD Controller/Drive |  | 136 segments max. |  | Not provided |  |  |  |
| Infrared Remote Controller Carrier Generator (REM) |  | LED output is high-active |  | Internal (no LED output) |  |  |  |
| I/O Ports |  | 19 lines |  | 20 lines |  |  |  |
| External Interrupt (INT) |  | 1 line (rising-edge detection) |  | 1 line (rising-edge, falling-edge detection) |  |  |  |
| Analog Input |  | 4 channels (8-bit A/D) |  | Not provided |  |  |  |
| Timer |  | $2 \text { channels }\left\{\begin{array}{l} 8 \text {-bit timer } \\ \text { Watch timer } \end{array}\right.$ |  | $2 \text { channels }\left\{\begin{array}{l} 8 \text {-bit timer } \\ \text { Basic interval timer } \end{array}\right.$ |  |  |  |
| Watchdog Timer |  | Internal (WDOUT output) |  |  |  |  |  |
| Low-Voltage Detection Circuit |  | Not provided |  | Internal (WDOUT output) |  |  |  |
| Serial Interface |  | 1 channel |  | Not provided |  |  |  |
| Stack |  | 5 levels (3 levels for multiplexed interrupt) |  |  |  |  |  |
| Instruction <br> Execution Time | Main System Clock | $4 \mu \mathrm{~s}(4 \mathrm{MHz}$ : with ceramic or crystal oscillator) |  | - $2 \mu \mathrm{~s}$ ( 8 MHz ceramic oscilator: in high-speed mode) <br> - $4 \mu \mathrm{~s}$ ( 4 MHz ceramic oscilator: in high-speed mode) <br> - $16 \mu \mathrm{~s}$ ( 1 MHz ceramic oscilator: in high-speed mode) |  |  |  |
|  | Subsystem Clock | $488 \mu \mathrm{~s}$ ( 32.768 kHz : <br> with crystal oscillator) |  | Not provided |  |  |  |
| Supply Voltage | Main System Clock | 2.2 to 5.5 V (at $\mathrm{fx}=4 \mathrm{MHz})$ |  | 2.2 to 5.5 V (at $\mathrm{fx}=4 \mathrm{MHz}$, in high speed) |  |  |  |
|  | Subsystem Clock | 2.0 to 5.5 V (at $\mathrm{fxT}=32.768 \mathrm{kHz}$ ) |  | Not provided |  |  |  |
| Standby Function |  | STOP, HALT |  |  |  |  |  |
| Pakcage |  | 80-pin plastic QFP |  | 28-pin plastic SOP <br> 28-pin plastic shrink DIP |  |  |  |
| One-Time PROM Product |  | $\mu \mathrm{PD} 17 \mathrm{P} 207$ |  | $\mu \mathrm{PD} 17 \mathrm{P} 218$ |  |  |  |

Caution The electrical characteristics differ between the mask ROM model and one-time PROM model.

## APPENDIX C. DEVELOPMENT TOOLS

The following tools are available for development of $\mu$ PD17207 progams:

Hardware

| Name | Outline |
| :---: | :---: |
| In-circuit Emulators $\left(\begin{array}{l} \text { IE-17K } \\ \text { IE-17K-ETNote } 1 \\ \text { EMU-17K Note } 2 \end{array}\right)$ | The IE-17K, IE-17K-ET, and EMU-17K are in-circuit emulators that can be commonly used with the 17K series products. <br> The IE-17K and IE-17K-ET are connected to the host machine, which is a PC-9800 series product or IBM PC/AT ${ }^{\text {TM }}$, via RS-232-C. The EMU-17K is inserted into an expansion slot of a PC-9800 series product. <br> When these in-circuit emulators are used in combination with a system evaluation board (SE board) dedicated to each model of the device, they operate as the emulator dedicated to that model. A more sophisticated debugging environment can be created by using the man-machine interface software, SIMPLEHOST ${ }^{\top M}$. <br> The EMU-17K has a function that allows you to check the contents of the data memory realtime. |
| SE Board (SE-17207) | The SE-17207 is an SE board for the $\mu$ PD17201A, 17207, and 17P207. It may be used alone to evaluate a system, or in combination with an in-circuit emulator for debugging. |
| Emulation Probe <br> (EP-17201GF) | The EP-17201GF is an emulation probe for the $\mu$ PD17201A, 17207, and 17P207. It connects an SE board and the target system. |
| Conversion Socket $\text { (EV-9200G-80 }{ }^{\text {Note } 3} \text { ) }$ | The EV-9200G-80 is a socket for an 80-pin QFP $(14 \times 20 \mathrm{~mm})$ and connects the EP17201GF and the target system. |
| PROM Programmer $\begin{aligned} & \text { (AF-9703 }{ }^{\text {Note } 4}, \text { AF- } 9704^{\text {Note } 4} \\ & \text { AF- } 9705^{\text {Note } 4}, \text { AF- } 9706^{\text {Note }} \text { ) } \end{aligned}$ | The AF9703, AF9704, AF9705, and AF9706 are PROM programmers that can program the $\mu$ PD17P207. When connected with programmer adapter AF-9808A, this PROM programmer can program the $\mu$ PD17P207. |
| Program Adapter (AF-9808A ${ }^{\text {Note } 4}$ ) | The AF-9808A is an adapter for programming the $\mu$ PD17P207 and is used in combination with the AF-9703, AF-9704, AF-9705 and AF-9706. |

Notes 1. Low-cost model: external power supply type
2. This is a product from I.C Corp. For details, consult I.C Corp.
3. Two EV-9200G-80s are supplied with the EP-17201GF. Five EV-9200G-80s are optionally available as a set.
4. These are products from Ando Electric Co., Ltd. For details, consult Ando Electric.

Software

| Name | Outline Machine | Host | OS | Media | Supply | Order Code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 17K Series Assembler (AS17K) | AS17K is an assembler in common with the 17K series products. When developing the program of the $\mu$ PD17201A and the $\mu$ PD17207, AS17K is used in combination with a device file (AS17201A, AS17207). | PC-9800 series | MS-DOS ${ }^{\text {TM }}$ |  | 5" 2HD | $\mu$ S5A10AS17K |
|  |  |  |  |  | 3.5" 2 HD | $\mu$ S5A13AS17K |
|  |  | IBM PC/AT | PC DOS ${ }^{\text {TM }}$ |  | 5" 2HC | $\mu$ S7B10AS17K |
|  |  |  |  |  | 3.5" 2HC | $\mu$ S7B13AS17K |
| $\begin{aligned} & \text { Device File } \\ & \text { (AS17201) } \end{aligned}$ | AS17201 is a device file for $\mu$ PD17201A, and it is used in combination with an assembler for the 17 K series (AS17K) | PC-9800 series | MS-DOS |  | 5" 2HD | $\mu$ S5A10AS17201 |
|  |  |  |  |  | 3.5" 2HD | $\mu$ S5A13AS17201 |
|  |  | IBM PC/AT | PC DOS |  | 5" 2HC | $\mu$ S7B10AS17201 |
|  |  |  |  |  | 3.5" 2HC | $\mu$ S7B13AS17201 |
| Device File (AS17207) | AS17207 is a device file for $\mu$ PD17207, and it is used in combination with an assembler for the 17K series (AS17K). | PC-9800 series | MS-DOS |  | 5" 2HD | $\mu$ S5A10AS17207 |
|  |  |  |  |  | 3.5 " 2HD | $\mu$ S5A13AS17207 |
|  |  | IBM PC/AT | PC DOS |  | 5" 2HC | $\mu$ S7B10AS17207 |
|  |  |  |  |  | 3.5" 2 HC | $\mu$ S7B13AS17207 |
| Support <br> Software <br> (SIMPLEHOST) | SIMPLEHOST is a software package that enables man-machine interface on the WINDOWS ${ }^{\top \mathrm{M}}$ when a program is developed by using an incircuit emulator and a personal computer. | PC-9800 series | MS-DOS | Windows | 5" 2HD | $\mu$ S5A10IE17K |
|  |  |  |  |  | 3.5" 2 HD | $\mu$ S5A13IE17K |
|  |  | IBM PC/AT | PC DOS |  | 5" 2HC | $\mu$ S7B10IE17K |
|  |  |  |  |  | 3.5" 2 HC | $\mu$ S7B13IE17K |

Remark The corresponding OS versions are as follows:

| OS | Version |
| :--- | :--- |
| MS-DOS | Ver. 3.30 to Ver. 5.00A |

Note Ver. 5.00/5.00A of MS-DOS and Ver. 5.0 of PC DOS have a task swap function, but this function cannot be used with this software.

## NOTES FOR CMOS DEVICES

## (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

## Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)
Mountain View, California
Tel: 800-366-9782
Fax: 800-729-9288
NEC Electronics (Germany) GmbH
Duesseldorf, Germany
Tel: 0211-65 0302
Fax: 0211-65 03490
NEC Electronics (UK) Ltd.
Milton Keynes, UK
Tel: 01908-691-133
Fax: 01908-670-290
NEC Electronics Italiana s.r.1.
Milano, Italy
Tel: 02-66 7541
Fax: 02-66 754299

NEC Electronics (Germany) GmbH
Benelux Office
Eindhoven, The Netherlands
Tel: 040-2445845
Fax: 040-2444580
NEC Electronics (France) S.A.
France
Tel: 01-30-67 5800
Fax: 01-30-67 5899
NEC Electronics (France) S.A.
Spain Office
Madrid, Spain
Tel: 01-504-2787
Fax: 01-504-2860
NEC Electronics (Germany) GmbH
Scandinavia Office
Taeby Sweden
Tel: 8-63 80820
Fax: 8-63 80388

NEC Electronics Hong Kong Ltd.
Hong Kong
Tel: 2886-9318
Fax: 2886-9022/9044
NEC Electronics Hong Kong Ltd.
Seoul Branch
Seoul, Korea
Tel: 02-528-0303
Fax: 02-528-4411
NEC Electronics Singapore Pte. Ltd.
United Square, Singapore 1130
Tel: 253-8311
Fax: 250-3583
NEC Electronics Taiwan Ltd.
Taipei, Taiwan
Tel: 02-719-2377
Fax: 02-719-5951
NEC do Brasil S.A.
Sao Paulo-SP, Brasil
Tel: 011-889-1680
Fax: 011-889-1689

## SIMPLEHOST is a trademark of NEC Corporation <br> MS-DOS and Windows are trademarks of Microsoft Corporation. <br> PC/AT and PC DOS are trademarks of IBM Corporation.

The application circuits and their parameters are for reference only and are not intended for use in actual design-ins.


#### Abstract

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.


No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.
While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
NEC devices are classified into the following three quality grades:
"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.
The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.
Anti-radioactive design is not implemented in this product.

