# MOS INTEGRATED CIRCUIT <br> $\mu$ PD17134A, 17136A, 17136A(A) 

## SMALL GENERAL-PURPOSE 4 BIT SINGLE-CHIP MICROCONTROLLER

The $\mu \mathrm{PD} 17134 \mathrm{~A}, \mu \mathrm{PD} 17136 \mathrm{~A}$, and $\mu \mathrm{PD} 17136 \mathrm{~A}(\mathrm{~A})$ are a 4-bit single-chip microcontrollers containing an 8 -bit A/D converter (four channels), three timers, an AC zerocross detector, a power-on/power-down reset circuit, and a serial interface.

For the CPU, the $\mu \mathrm{PD} 17134 \mathrm{~A}, \mu \mathrm{PD} 17136 \mathrm{~A}$, and $\mu \mathrm{PD} 17136 \mathrm{~A}(\mathrm{~A})$ employ a 17 K architecture using general registers. The new architecture allows operations to be performed directly on data memory, without involving accumulators as conventionally done. In addition, each instruction is 16 bits (one word) long, allowing programming to be done efficiently.

The $\mu$ PD17P136A, a one-time PROM product, is available for evaluation of the $\mu$ PD17134A, $\mu$ PD17136A, and $\mu \mathrm{PD} 17136 \mathrm{~A}(\mathrm{~A})$ and for small-scale production of general electronic equipment.

The following user's manual completely describes the functions of the $\mu$ PD17136A(A). Be sure to read it before designing an application system.
$\mu$ PD17134A Sub-Series User's Manual: IEU-1369

## FEATURES

- 17K architecture : General registers, 16-bit instructions
- Program memory (ROM)
$\mu$ PD17134A
$\mu$ PD17136A
- Data memory (RAM)
- External interrupt
- Instruction execution time
- 8-bit A/D converter
- Timer function
- Serial interface
- Input/output pins
- Power-on/power-down reset function
- Supply voltage
: 2 K bytes ( $1024 \times 16$ bits)
: 4K bytes ( $2048 \times 16$ bits)
: $112 \times 4$ bits
: 1 line (INT pin, with sensor input)
: $8 \mu \mathrm{~s}$ (at fcc $=2 \mathrm{MHz}, \mathrm{RC}$ oscillationNote)
: 4 channels
Absolute accuracy: $\pm 1.5$ LSB or lower (VDd $=5 \mathrm{~V} \pm 10 \%$ )
: 3 channels
: 1 channel (three-wire synchronous mode)
: 22 pins (including one general input pin and one sensor input pin)
: $\mathrm{V}_{\mathrm{DD}}=2.7$ to 5.5 V

Note The capacitor for RC oscillation is contained in the $\mu$ PD17136A.

The only difference between the $\mu$ PD17136A and $\mu \mathrm{PD} 17136 \mathrm{~A}(\mathrm{~A})$ is the quality grade.

This manual describes the $\mu$ PD17136A unless otherwise specified.

The information in this document is subject to change without notice.

## APPLICATIONS

$\mu \mathrm{PD} 17134 \mathrm{~A}$ and $\mu \mathrm{PD} 17136 \mathrm{~A}:$ Controlling electric appliances such as hot water dispensers
$\mu \mathrm{PD} 17136 \mathrm{~A}(\mathrm{~A}) \quad:$ Electrical equipment for automobile

## ORDERING INFORMATION



Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

## CHARACTERISTICS

|  | $\mu \mathrm{PD} 17134 \mathrm{~A}$ |
| :---: | :---: |
| ROM |  |
| RAM | $112 \times 4$ bits (The stack is separate from data memory.) |
| Stack | 5 address stacks, 3 interrupt stacks |
| Number of I/O ports | $22\left\{\begin{array}{l}\text { • } 20 \text { I/O ports } \\ \text { • } 1 \text { general input port } \\ \text { • } 1 \text { sensor input port (INT pinNote) (also used for an interrupt or AC zerocross input) }\end{array}\right.$ |
| A/D converter input | 4 channels (shared with ports) with an absolute accuracy of $\pm 1.5$ LSB or less at a power voltage $5 \mathrm{~V} \pm 10$ \% |
| Timer | $3 \text { channels }\left\{\begin{array}{l} \bullet 2 \text { channels for } 8 \text {-bit timers (They can be used together as one } 16 \text {-bit timer.) } \\ \bullet 1 \text { channel for a } 7 \text {-bit basic interval timer (can be used as a watchdog timer) } \end{array}\right.$ |
| Serial interface | 1 channel (3-wire type) |
| Interrupt | - Up to 3 levels of multiple hardware interrupt <br> - 1 external interrupt (INT) <br> - 4 internal interrupts <br> - Shared with the input from the AC zerocross detection circuit <br> - Detection of the rising edge, falling edge, or both edges can be selected. <br> - With the sensor input <br> - Timer 0 (TMO) <br> - Timer 1 (TM1) <br> - Basic interval timer (BTM) <br> - Serial interface (SIO) |
| Execution time of an instruction | $8 \mu \mathrm{~s}$ at fcc $=2 \mathrm{MHz}$ clock, RC oscillation |
| Standby function | STOP/HALT |
| Power-on/power-down reset circuit | Built-in <br> (Can be used in an application circuit where $\mathrm{V}_{\mathrm{DD}}$ is 4.5 to 5.5 V ) |
| Supply voltage | - $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V <br> - $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V (when the power-on/power-down reset functions are used) |
| Package | - 28-pin plastic shrink DIP (400 mil) <br> - 28-pin plastic SOP (375 mil) |
| One-time PROM | $\mu \mathrm{PD} 17 \mathrm{P} 136 \mathrm{~A}$ (The quality grade is "Standard," not "A.") |

Note The INT pin can be used as an input pin (sensor input) when the external interrupt function is not used. The status of the pin is read with the INT flag of the control register, not with the port register.

Caution Although a PROM product is highly compatible with a masked ROM product in respect of functions, they differ in internal ROM circuits and part of electrical characteristics. Before changing the PROM product to the masked ROM product in an application system, evaluate the system carefully using the masked ROM product.

## PIN CONFIGURATION (TOP VIEW)

28-pin plastic shrink DIP
28-pin plastic SOP


| ADC $_{0}-\mathrm{ADC}_{3}$ | $:$ Analog input |
| :--- | :--- |
| GND | $:$ Ground |
| INT | $:$ External interrupt input |
| OSC $_{0}, \mathrm{OSC}_{1}$ | $:$ System clock oscillation |
| $\mathrm{POA}_{0}-\mathrm{POA}_{3}$ | $:$ Port 0A |
| $\mathrm{POB}_{0}-\mathrm{POB}_{3}$ | $:$ Port OB |
| $\mathrm{POC}_{0}-\mathrm{POC}_{3}$ | $:$ Port OC |
| $\mathrm{POD}_{0}-\mathrm{POD}_{3}$ | $:$ Port OD |


| $\mathrm{P} 1 \mathrm{Ao}-\mathrm{P} 1 \mathrm{~A}_{3}$ | : Port 1A |
| :---: | :---: |
| P1B0 | : Port 1B |
| RESET | : Reset input |
| $\overline{\text { SCK }}$ | : Serial clock input/output |
| SI | : Serial data input |
| SO | : Serial data output |
| TM0OUT | : Timer 0 output |
| Vadc | : Analog power supply |
| Vdd | : Power supply |

## BLOCK DIAGRAM



Remark The terms CMOS and N -ch in parentheses indicate the output form of the port.
CMOS: CMOS push-pull output
N-ch : N-channel open-drain output (Each pin can contain pull-up resistor as specified using a mask option.)

Notes 1. The ROM capacity of each product is as follows:
$\mu$ PD17134A: $1024 \times 16$ bits
$\mu$ PD17136A: $2048 \times 16$ bits
2. The stack capacity of each product is as follows:
$\mu$ PD17134A: $5 \times 10$ bits
$\mu$ PD17136A: $5 \times 11$ bits

## CONTENTS

1. PINS ..... 9
1.1 PIN FUNCTIONS ..... 9
1.2 PIN EQUIVALENT CIRCUIT ..... 10
1.3 HANDLING UNUSED PINS ..... 13
1.4 NOTES ON USE OF THE $\overline{\text { RESET AND P1Bo PINS }}$ ..... 14
2. PROGRAM MEMORY (ROM) ..... 15
2.1 PROGRAM MEMORY ORGANIZATION ..... 15
3. PROGRAM COUNTER (PC) ..... 16
3.1 PROGRAM COUNTER CONFIGURATION ..... 16
3.2 PROGRAM COUNTER OPERATION ..... 16
4. STACK ..... 17
5. DATA MEMORY (RAM) ..... 18
5.1 DATA MEMORY ORGANIZATION ..... 18
6. GENERAL REGISTER (GR) ..... 19
6.1 GENERAL REGISTER POINTER (RP) ..... 19
7. SYSTEM REGISTER (SYSREG) ..... 20
7.1 SYSTEM REGISTER CONFIGURATION. ..... 20
8. REGISTER FILE (RF) ..... 22
8.1 REGISTER FILE CONFIGURATION ..... 22
8.2 CONTROL REGISTER ..... 23
9. DATA BUFFER (DBF) ..... 24
9.1 DATA BUFFER CONFIGURATION ..... 24
9.2 FUNCTIONS OF THE DATA BUFFER ..... 25
10. ALU BLOCK ..... 26
10.1 ALU BLOCK CONFIGURATION ..... 26
11. PORTS ..... 28
11.1 PORT OA (POA0, POA1, POA2, POA 3 ) ..... 28
11.2 PORT OB (POB0, POB1, POB2, POB3) ..... 29
11.3 PORT OC (POC $0 / \mathrm{ADC}_{0}, \mathrm{POC}_{1} / \mathrm{ADC}_{1}, \mathrm{POC}_{2} / \mathrm{ADC}_{2}, \mathrm{POC}_{3} / \mathrm{ADC}_{3}$ ) ..... 30
11.4 PORT OD (POD $\left./ \overline{\mathrm{SCK}}, \mathrm{POD}_{1} / \mathrm{SO}, \mathrm{POD}_{2} / \mathrm{SI}, \mathrm{POD}_{3} / \overline{\mathrm{TMOOUT}}\right)$ ..... 31
11.5 PORT 1A (P1A0, P1A1, P1A2, P1A3) ..... 32
11.6 PORT 1B (P1Bo) ..... 32
12. 8-BIT TIMER COUNTER (TM0, TM1) ..... 33
12.1 CONFIGURATION OF 8-BIT TIMER COUNTERS ..... 33
13. BASIC INTERVAL TIMER (BTM) ..... 37
13.1 CONFIGURATION OF THE BASIC INTERVAL TIMER ..... 37
13.2 REGISTERS FOR CONTROLLING THE BASIC INTERVAL TIMER ..... 38
13.3 WATCHDOG TIMER FUNCTION ..... 40
14. A/D CONVERTER ..... 42
14.1 A/D CONVERTER CONFIGURATION ..... 42
14.2 A/D CONVERTER FUNCTIONS ..... 43
14.3 A/D CONVERTER OPERATION ..... 44
15. SERIAL INTERFACE (SIO) ..... 47
15.1 FUNCTIONS OF THE SERIAL INTERFACE ..... 47
15.2 3-WIRE SERIAL INTERFACE OPERATION MODES ..... 49
16. INTERRUPT FUNCTIONS ..... 51
16.1 INTERRUPT SOURCE TYPES AND VECTOR ADDRESSES ..... 51
16.2 HARDWARE COMPONENTS OF THE INTERRUPT CONTROL CIRCUIT ..... 52
17. AC ZEROCROSS DETECTOR ..... 53
18. STANDBY FUNCTION ..... 55
18.1 OVERVIEW OF THE STANDBY FUNCTION ..... 55
18.2 HALT MODE ..... 56
18.3 STOP MODE ..... 58
19. RESET ..... 60
19.1 RESET FUNCTIONS ..... 60
19.2 RESETTING ..... 61
19.3 POWER-ON/POWER-DOWN RESET FUNCTION ..... 62
20. $\mu$ PD17136A INSTRUCTION SET ..... 68
20.1 LEGEND ..... 68
20.2 LIST OF THE INSTRUCTION SET ..... 69
21. ASSEMBLER RESERVED WORDS ..... 71
21.1 MASK OPTION PSEUDO INSTRUCTIONS ..... 71
21.2 RESERVED SYMBOLS ..... 74
22. ELECTRICAL CHARACTERISTICS ..... 82
23. CHARACTERISTIC CURVES (FOR REFERENCE) ..... 89
24. PACKAGE DRAWINGS ..... 90
25. $\mu$ PD17134A SUB-SERIES PRODUCTS LIST ..... 94
26. RECOMMENDED SOLDERING CONDITIONS ..... 95
APPENDIX DEVELOPMENT TOOLS ..... 96

## 1. PINS

### 1.1 PIN FUNCTIONS

| Pin No. | Pin name | Function | Output | After reset |
| :---: | :---: | :---: | :---: | :---: |
| 1 | Vadc | Power voltage for the A/D converter and for the circuit generating reference voltage | - | - |
| 2-5 | $\begin{aligned} & \mathrm{POC}_{3} / \mathrm{ADC}_{3}- \\ & \mathrm{POC}_{0} / \mathrm{ADC}_{0} \end{aligned}$ | Port OC. Analog voltage is supplied to the A/D converter through these pins. <br> - $\mathrm{POC}_{3}$ - POC0 <br> - 4-bit input/output port <br> - Input/output setting allowed in units of 1 bit <br> - $\mathrm{ADC}_{3}-\mathrm{ADC}_{0}$ <br> - Analog input for the A/D converter | CMOS push-pull | Input (P0C) |
| 6-9 | $\mathrm{POB}_{3}-\mathrm{P} 0 \mathrm{~B}_{0}$ | Port 0B <br> - 4-bit input/output port <br> - Input/output setting allowed in units of 4 bits <br> - Pull-up resistor incorporation specifiable by program | CMOS push-pull | Input |
| 10-13 | $P 0 A_{3}-\mathrm{POA} 0$ | Port 0A <br> - 4-bit input/output port <br> - Input/output setting allowed in units of 4 bits <br> - Pull-up resistor incorporation specifiable by program | CMOS push-pull | Input |
| 14 | GND | Ground | - | - |
| 15 | INT | External interrupt request or sensor signal | - | Input |
| 16 | RESET | System reset input pin <br> - Pull-up resistor incorporation specifiable by mask option | - | Input |
| 17 | P1B0 | Port 1B <br> - 1-bit input port <br> - Pull-up resistor incorporation specifiable by mask option | Input | Input |
| 18-21 | $\mathrm{P} 1 \mathrm{~A}_{3}-\mathrm{P} 1 \mathrm{~A}_{0}$ | Port 1A <br> - 4-bit input/output port <br> - Input/output setting allowed in units of 4 bits <br> - Pull-up resistor incorporation specifiable by mask option in units of 1 bit | N -ch open drain | Input |
| 22 <br> 23 <br> 24 <br> 25 | P0D3/TM0OUT <br> P0D2/SI <br> POD $1 / \mathrm{SO}$ <br> PODo/ $\overline{\text { CCK }}$ | Pin for port 0D, timer 0 output, serial data input, serial data output, and serial clock input/output <br> - Pull-up resistor incorporation specifiable by mask option in units of 1 bit <br> - POD 3 - POD <br> - 4-bit input/output port <br> - Input/output setting allowed in units of 1 bit <br> - TMOOUT <br> - Timer 0 output <br> - SI <br> - Serial data input <br> - SO <br> - Serial data output <br> - $\overline{\text { SCK }}$ <br> - Serial clock input/output | N -ch open drain | Input (P0D) |
| $\begin{aligned} & 26 \\ & 27 \end{aligned}$ | $\begin{aligned} & \mathrm{OSC}_{0} \\ & \mathrm{OSC}_{1} \end{aligned}$ | For system clock oscillation Connect a resistor between OSC ${ }_{0}$ and $\mathrm{OSC}_{1}$. | - | - |
| 28 | VDD | Power supply | - | - |

### 1.2 PIN EQUIVALENT CIRCUIT

Below are simplified diagrams of the input/output circuits for each pin.
(1) POA0-POA3, $\mathrm{POB}_{0}-\mathrm{POB}_{3}$


Input buffer
(2) $\mathrm{POC}_{0} / \mathrm{ADC}_{0}-\mathrm{POC}_{3} / \mathrm{ADC}_{3}$

(3) $\mathrm{P}_{0} \mathrm{D}_{0}-\mathrm{P}_{0} \mathrm{D}_{3}, \mathrm{P} 1 \mathrm{~A}_{0}-\mathrm{P} 1 \mathrm{~A}_{3}$

(4) $\mathrm{P} 1 \mathrm{~B}_{0}$


Input buffer
(5) INT

(6) $\overline{\text { RESET }}$


Input buffer

### 1.3 HANDLING UNUSED PINS

Connect unused pins as follows:

Table 1-1 Handling Unused Pins

| Pin |  |  | Recommended conditions and handling |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Internal | External |
| Port | Input <br> mode | P0A, P0B | Pull-up resistors that can be specified with the software are incorporated. | Leave open. |
|  |  | POC | - | Connect to Vdd or ground through resistors for each pin. Note 1 |
|  |  | P0D, P1A | Pull-up resistors that can be specified with the mask option are not incorpo-rated. | Connect directly to ground. |
|  |  |  | Pull-up resistors that can be specified with the mask option are incorporated. | Leave open. |
|  |  | P1B0Note 2 | Pull-up resistors that can be specified with the mask option are not incorporated. | Connect directly to ground. |
|  | Output mode | POA, POB, POC (CMOS ports) | - | Leave open. |
|  |  | P0D, P1A (N-ch open-drain port) | Outputs low level without pull-up resistors that can be specified with the mask option. |  |
|  |  |  | Outputs low level with pull-up resistors that can be specified with the mask option. |  |
| External interrupt (INT) |  |  | Pull-up resistors that can be specified with the mask option are not incorporated. | Connect directly to VDD or ground. |
|  |  |  | Pull-up resistors that can be specified with the mask option are incorporated. | Leave open. |
| $\overline{\text { RESETNote }} 3$ <br> $\binom{$ When only the built-in power-on/ }{ power-down reset function is used } |  |  | Pull-up resistors that can be specified with the mask option are not incorporated. | Connect directly to Vdd. |
|  |  |  | Pull-up resistors that can be specified with the mask option are incorporated. |  |
| V ${ }_{\text {AdC }}$ |  |  | - | Connect directly to Vod. |

Notes 1. When a pin is pulled up to VDD (connected to Vod through a resistor) or pulled down to ground (connected to ground through a resistor) outside the chip, take the driving capacity and maximum current consumption of a port into consideration. When using high-resistance pull-up or pull-down resistors, apply appropriate countermeasures to ensure that noise is not attracted by the resistors. Although the optimum pull-up or pull-down resistor varies with the application circuit, in general, a resistor of 10 to 100 kilohms is suitable.
2. Since the P1B0 pin is also used for setting the test mode, connect it directly to ground without incorporating a pull-up resistor that can be specified with the mask option, when the pin is not used.
3. When designing an application circuit which requires high reliability, be sure to design a circuit to which an external $\overline{\text { RESET }}$ signal can be input. Since the $\overline{\text { RESET }}$ pin is also used for setting the test mode, connect it to Vod directly when not used.

Caution To fix the I/O mode, pull-up resistors that can be specified with the software, and output level of a pin, it is recommended that they should be specified repeatedly within a loop in a program.

### 1.4 NOTES ON USE OF THE $\overline{R E S E T}$ AND P1Bo PINS

The RESET and P1Bo pins have the test mode selecting function for testing the internal operation of the $\mu$ PD17136A (IC test), besides the functions shown in Section 1.1.

Applying a voltage exceeding VDD to the $\overline{\text { RESET }}$ and/or P1Bo pin causes the $\mu$ PD17136A to enter the test mode. When noise exceeding VDD comes in during normal operation, the device is switched to the test mode.

For example, if the wiring from the $\overline{\mathrm{RESET}}$ or P1Bo pin is too long, noise may be induced on the wiring, causing this mode switching.

When installing the wiring, lay the wiring in such a way that noise is suppressed as much as possible. If noise yet arises, use an external part to suppress it as shown below.

- Connect a diode with low Vf between the pin and Vdd.

- Connect a capacitor between the pin and Vod.



## 2. PROGRAM MEMORY (ROM)

Table 2-1 lists the program memory configuration for the $\mu \mathrm{PD} 17134 \mathrm{~A}$ and $\mu \mathrm{PD} 17136 \mathrm{~A}$.
Table 2-1 Program Memory Configuration

| Product | Program memory capacity | Address range |
| :---: | :---: | :---: |
| $\mu$ PD17134A | 2 K bytes <br> $(1024 \times 16$ bits $)$ | $0000 \mathrm{H}-03 \mathrm{FFH}$ |
| $\mu$ PD17136A | 4 K bytes <br> $(2048 \times 16$ bits $)$ | $0000 \mathrm{H}-07 \mathrm{FFH}$ |

Program memory stores the program and the constant data table.
The program memory address is specified by the program counter.
The reset start address and interrupt vector addresses are assigned to program memory 0000 H to 0005 H .

### 2.1 PROGRAM MEMORY ORGANIZATION

Fig. 2-1 shows the program memory map. Branch instructions, subroutine calls, and table references can specify any address in program memory.

Fig. 2-1 Program Memory Map


## 3. PROGRAM COUNTER (PC)

The program counter is used to specify an address in program memory.

### 3.1 PROGRAM COUNTER CONFIGURATION

The program counter of the $\mu$ PD17134A is a 10 -bit binary counter.
The program counter of the $\mu$ PD17136A is a 11 -bit binary counter.
Fig. 3-1 Program Counter


### 3.2 PROGRAM COUNTER OPERATION

Normally, the program counter is automatically incremented each time a command is executed. The memory address at which the next instruction to be executed is stored is assigned to the program counter under the following conditions: At reset; when a branch, subroutine call, return, or table referencing instruction is executed; or when an interrupt is received.

Table 3-1 Value of the Program Counter after an Instruction Is Executed

| Program counter |  |  |  |  | rogra | coun | r valu |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction | PC10 | PC9 | PC8 | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |
| During reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BR addr | Value set by addr |  |  |  |  |  |  |  |  |  |  |
| CALL addr |  |  |  |  |  |  |  |  |  |  |  |
| BR @AR <br> CALL @AR <br> (MOVT DBF, @AR) | Value in the address register (AR) |  |  |  |  |  |  |  |  |  |  |
| RET <br> RETSK RETI | Value in the address stack location pointed to by the stack pointer (return address) |  |  |  |  |  |  |  |  |  |  |
| During interrupt | Vector address for the interrupt |  |  |  |  |  |  |  |  |  |  |

Remark The $\mu$ PD17134A does not have PC10.

## 4. STACK

Fig. 4-1 shows the stack configuration. The stack consists of address stack registers and interrupt stack registers.
The stack is used to save the return address during execution of subroutine calls and table reference instructions. When an interrupt occurs, the program return address, the banks, and the program status word (PSWORD) are automatically saved in the stack. Then, all bits of the bank and PSWORD are cleared to 0 .

Fig. 4-1 Stack Configuration


Remark The $\mu$ PD17134A does not have b10.

## 5. DATA MEMORY (RAM)

Data memory (RAM) stores data such as operation and control data. Data can be read from or written to data memory with an instruction during normal operation.

### 5.1 DATA MEMORY ORGANIZATION

Data memory locations have 7-bit addresses. The three high-order bits of each address are called the row address, and the four low-order bits are called the column address.

For example, the row address of address 1 AH is 1 H . The column address is 0 AH .
Each addressed memory location is 4 -bits (one nibble) long.
Data memory contains an area to which the user is allowed to store data freely, as well as areas which are reserved for the use of specific functions.

The areas reserved for specific functions are as follows:

- System register (SYSREG)
- Data buffer (DBF)
- Port registers
(See Chapter 7.)
(See Chapter 9.)
(See Chapter 11.)

Fig. 5-1 Organization of Data Memory

BANKO


Caution There is no hardware installed at addresses 00 H to 6 FH of BANK1. Therefore, do not use this area. Any attempt to read this area will yield unpredictable results. Writing data to this area is invalid.

## 6. GENERAL REGISTER (GR)

The general register, as the name implies, is a general register used for data transfer and manipulation. In the 17 K series, the location of the general register is not fixed. The area used for the general register is in data memory, as specified by the general register pointer (RP). Thus, part of the data memory area can be specified as the general register as required, allowing data transfer in data memory and data memory manipulation to be performed with a single instruction.

### 6.1 GENERAL REGISTER POINTER (RP)

RP is a pointer used to specify part of data memory as the general register. In RP, specify a desired data memory bank and row address for the general register. RP consists of seven bits: 7DH (RPH), and the three high-order bits of 7 EH (RPL) in the system register (see Chapter 7).

Set a bank in RPH, and a data memory row address in RPL.

Fig. 6-1 General Register Pointer Configuration


## 7. SYSTEM REGISTER (SYSREG)

The system register (SYSREG), located in data memory, is used for direct control of the CPU.

### 7.1 SYSTEM REGISTER CONFIGURATION

Fig. 7-1 shows the allocation address of the system register in data memory. As shown in Fig. 7-1, the system register is allocated in addresses 74 H to 7 FH of data memory, independently of the banks (BANK0, BANK1). This means that each bank has the same system register at addresses 74 H to 7 FH .

Since the system register is allocated in data memory, it can be manipulated using any of the instructions available for manipulating data memory. Therefore, it is also possible to put the system register in the general register.

Fig. 7-1 Allocation of System Register in Data Memory


Fig. 7-2 shows the configuration of the system register. As shown in Fig. 7-2, the system register consists of the following seven registers.

- Address register
- Window register
- Bank register
- Index register
- Data memory row address pointer
- General register pointer
- Program status word
(AR)
(WR)
(BANK)
(IX)
(MP)
(RP)
(PSWORD)

Fig. 7-2 System Register Configuration


Notes 1. For the $\mu \mathrm{PD} 17134 \mathrm{~A}, \mathrm{~b}_{2}$ of AR2 is fixed at 0 .
2. A bit for which 0 is written is fixed at 0 .

## 8. REGISTER FILE (RF)

The register file is a register used mainly for specifying conditions for peripheral hardware.
PEEK and POKE instructions or AS17K macro instructions SETn, CLRn, and INITFLG are used to set this register file.

### 8.1 REGISTER FILE CONFIGURATION

The register file is an area accessible using the PEEK and POKE instructions.
The register file consists of the control register, part of data memory, and the system register.

Table 8-1 Register File Configuration

|  | Area | Address |
| :--- | :--- | :--- |
| Control register | Not in data memory | 00 H to 3 FH, independent of BANK specification |
| Part of data memory | In data memory | 40 H to 73 H in data memory specified with BANK |
| System register | In data memory | 74 H to 7 FH, independent of BANK specification |

Control registers in the in-circuit emulator IE-17K are allocated to addresses 80 H to BFH in order to make debugging easy.

Fig. 8-1 shows access to the register file using the PEEK and POKE instructions.

Fig. 8-1 Accessing the Register File Using the PEEK and POKE Instructions

Data memory (BANKO)


### 8.2 CONTROL REGISTER

The control register consists of 64 nibbles ( 64 words by 4 bits) allocated to address locations 00 H to 3 FH in the register file. See Fig. 21-2 for the configuration of the control register.

Only 26 nibbles in the control register are actually used. The remaining 38 nibbles are registers not used. Data should not be read from or written to these registers.

There are two types of control registers, both of which occupy one nibble of memory. One type is read/write (R/ W), and the other is read-only (R).

Note that when the following read/write (R/W) flags are read, the read data is always 0 .

- WDTRES (RF: 03H, bit 3)
- WDTEN (RF: 03H, bit 0)
- TMORES (RF: 11H, bit 2)
- TM1RES (RF: 12H, bit 2)
- BTMRES (RE: 13H, bit 2)
- ADCSTRT (RF: 20H, bit 0)

Within the four bits of data in a nibble, there are bits which are fixed at 0 and will therefore always be read as 0 . These bits remain fixed at 0 even when an attempt is made to write to them.

Attempting to read data in the unused register address area ( 38 nibbles) will yield unpredictable values. In addition, attempting to write to this area has no effect.

## 9. DATA BUFFER (DBF)

The data buffer consists of four nibbles allocated in addresses 0CH to 0FH in BANKO.
The data buffer acts as a data storage area for the CPU peripheral hardware (address register, serial interface, timer 0, timer 1, basic internal timer, and A/D converter) through use of the GET and PUT instructions. It also acts as data storage used for receiving and transferring data. By using the MOVT DBF, and @AR instructions, fixed data in program memory can be read into the data buffer.

### 9.1 DATA BUFFER CONFIGURATION

Fig. 9-1 shows the allocation of the data buffer in data memory.
As shown in Fig. 9-1, the data buffer is allocated in address locations 0CH to 0FH in BANK0 and consists of 4 nibbles ( $4 \times 4$ bits).

Fig. 9-1 Allocation of the Data Buffer


Fig. 9-2 shows the configuration of the data buffer. As shown in Fig. 9-2, the data buffer is made up of sixteen bits with its least significant bit in bit 0 of address 0FH and its most significant bit in bit 3 of address 0CH.

Fig. 9-2 Data Buffer Configuration

| Data memory BANKO | Address | OCH |  |  |  | ODH |  |  |  | OEH |  |  |  | OFH |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | $\mathrm{b}_{3}$ | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ | $\mathrm{b}_{0}$ | $\mathrm{b}_{3}$ | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ | bo | $\mathrm{b}_{3}$ | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ | $\mathrm{b}_{0}$ | $\mathrm{b}_{3}$ | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ | $\mathrm{b}_{0}$ |
| Data buffer | Bit | b15 | b14 | $\mathrm{b}_{13}$ | $\mathrm{b}_{12}$ | $\mathrm{b}_{11}$ | $\mathrm{b}_{10}$ | $\mathrm{b}_{9}$ | bs | $\mathrm{b}_{7}$ | $\mathrm{b}_{6}$ | $\mathrm{b}_{5}$ | $\mathrm{b}_{4}$ | $\mathrm{b}_{3}$ | $\mathrm{b}_{2}$ | $\mathrm{b}_{1}$ | $\mathrm{b}_{0}$ |
|  | Symbol | DBF3 |  |  |  | DBF2 |  |  |  | DBF1 |  |  |  | DBF0 |  |  |  |
|  | Data | $\begin{array}{\|l} \hat{M} \\ \mathrm{M} \\ \mathrm{~S} \\ \mathrm{~B} \end{array}$ |  |  |  | Data |  |  |  |  |  |  |  | $\hat{L}$SB$V$$\sim$ |  |  |  |

Because the data buffer is allocated in data memory, it can be used in any of the data memory manipulation instructions.

### 9.2 FUNCTIONS OF THE DATA BUFFER

The data buffer has two separate functions.
The data buffer is used for data transfer with peripheral hardware. The data buffer is also used for reading constant data in program memory. Fig. 9-3 shows the relationship between the data buffer and peripheral hardware.

Fig. 9-3 Relationship Between the Data Buffer and Peripheral Hardware


## 10. ALU BLOCK

The ALU is used for performing arithmetic operations, logical operations, bit evaluations, comparison evaluations, and rotations on 4-bit data.

### 10.1 ALU BLOCK CONFIGURATION

Fig. 10-1 shows the configuration of the ALU block.
As shown in Fig. 10-1, the ALU block consists of the main 4-bit data processor, temporary registers A and B, the status flip-flop for controlling the status of the ALU, and the decimal conversion circuit for use during arithmetic operations in BCD.

As shown in Fig. 10-1, the status flip-flop consists of the following flags: Zero flag flip-flop, carry flag flip-flop, compare flag flip-flop, and the BCD flag flip-flop.

Each flag in the status flip-flop corresponds directly to a flag in the program status word (PSWORD: addresses 7EH, 7FH) located in the system register. The flags in the program status word are the following: Zero flag (Z), carry flag (CY), compare flag (CMP), and the BCD flag (BCD).

Fig. 10-1 Configuration of the ALU


| Address | 7EH | 7FH |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Name | Program status word <br> (PSWORD) |  |  |  |  |
| Bit | $\mathrm{b}_{0}$ | $\mathrm{~b}_{3}$ | $\mathrm{~b}_{2}$ | $\mathrm{~b}_{1}$ | $\mathrm{~b}_{0}$ |
| Flag | BCD | CMP | CY | Z | IXE |


| Status flip-flop |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :---: |
| BCD <br> flag <br> flip-flop | CMP <br> flag <br> flip-flop | CY <br> flag <br> flip-flop | Z <br> flag <br> flip-flop |  |  |
|  |  |  | Function outline |  |  |

## 11. PORTS

### 11.1 PORT OA (POA1, POA1, POA $2, \mathrm{POA}_{3}$ )

Port 0A is a 4-bit input/output port with an output latch. It is mapped into address 70 H of BANKO in data memory. The output format is CMOS push-pull output.

Input or output can be specified in units of four bits. Input/output is specified by POAGIO (bit 0 at address 2CH) in the register file.

When POAGIO is 0 , each pin of port 0 A is used as input port. If a read instruction is executed for the port register, pin statuses are read.

When POAGIO is 1, each pin of port OA is used as output port and the contents written in the output latch are output to pins. If a read instruction is executed when pins are output ports, the contents of the output latch, rather than pin statuses, are fetched.

Port 0A contains a software controlled pull-up resistor. POAGPU (bit 0 at address 0 CH ) of the register file is used to determine whether port 0A contains the pull-up resistor. When POAGPU is 1, all 4 -bit pins are pulled up. If POAGPU is 0 , the pull-up resistor is not contained.

At reset, POAGIO and POAGPU are set to 0 and all POA pins become input ports without a pull-up resistor. The contents of the port output latch are 0 .

Table 11-1 Writing into and Reading from the Port Register (0.70H)

| POAGIO <br> RF: 2 CH , bit 0 | Pin input/output | BANKO 70H |  |
| :---: | :--- | :--- | :--- |
|  |  | Write | Read |
| 0 | Input | Possible <br> Write to the P0A latch | POA pin status |
|  | POA latch contents |  |  |

### 11.2 PORT OB (POBo, P0B1, POB2, P0B3)

Port 0B is a 4-bit input/output port with an output latch. It is mapped into address 71 H of BANK0 in data memory. The output format is CMOS push-pull output.

Input or output can be specified in 4-bit units. Input/ output is specified by POBGIO (bit 1 at address 2CH) in the register file.

When POBGIO is 0 , all pins of port 0 B are used as input ports. If a read instruction is executed for the port register, pin statuses are read.

When POBGIO is 1 , all pins of port OB are used as output ports. The contents written in the output latch are output to pins. If a read instruction is executed when pins are used as output ports, the contents of the output latch, rather than pin statuses, are fetched.

Port OB contains a software controlled pull-up resistor. POBGPU (bit 1 at address 0 CH ) is used to determine whether or not port OB contains a pull-up resistor. When POBGPU is 1 , all 4 -bit pins are pulled up. When POBGPU is 0 , a pull-up resistor is not contained.

At reset, POBGIO and POBGPU are 0 and all POB pins are input ports without a pull-up resistor. The value of the port 0 B output latch is 0 .

Table 11-2 Writing into and Reading from the Port Register (0.71H)

| POBGIO <br> RF: $2 C H$, bit 1 | Pin input/output | BANK0 71H |  |
| :---: | :--- | :--- | :--- |
|  |  | Write | Read |
| 0 | Input | Possible | P0B pin status |
|  | Write to the P0B latch | P0B latch contents |  |

### 11.3 PORT OC (POC0/ADC0, POC $1 / \mathrm{ADC}_{1}, \mathrm{POC}_{2} / \mathrm{ADC}_{2}, \mathrm{POC}_{3} / \mathrm{ADC}_{3}$ )

Port 0 C is a 4-bit input/output port with an output latch. It is mapped into address 72 H of BANK0 in data memory. The output format is CMOS push-pull output.

Input or output can be specified bit-by-bit. Input/output can be specified by P0CBIO0 to P0CBIO3 (address 1CH) in the register file.

If POCBIOn is 0 ( $\mathrm{n}=0$ to 3 ), the POCn pins are used as input port. If a data read instruction is executed for the port register, the pin statuses are read. If POCBIOn is $1(n=0$ to 3 ), the POCn pins are used as output port and the contents written in the output latch are output to pins. If a read instruction is executed when pins are used as output ports, the contents of the latch, rather than pin statuses, are fetched.

At reset, POCBIO 0 to POCBIO 3 are 0 and all P0C pins are input ports. The contents of the port output latch are 0.

Port 0C can also be used as an analog input to the A/D converter. P0COIDI to P0C3IDI (1BH address) in the register file are used to switch the port and analog input pin.

If POCnIDI is $0(n=0$ to 3$)$, the P0Cn/ADCn pin functions as a port. If POCnIDI is $1(n=0$ to 3$)$, the P0Cn/ADCn pin functions as the analog input pin of the $A / D$ converter.

ADCCH0 and ADCCH1 (bits 1 and 0 at address 22 H ) in the register file are used to select the input pin for $A / D$ conversion.

To use POC pins as A/D converter input pins, set POCBIOn = 0 so that they are set as input ports. (See Chapter 14.)

At reset, POCBIO0 to POCBIO3, POCOIDI to POC3IDI, ADCCH0, and ADCCH1 are set to 0 and the POC pins are used as input ports.

Table 11-3 Switching the Port and A/D Converter

| P0CnIDI <br> RF: 1BH | $\begin{aligned} & \text { POCBIOn } \\ & \text { RF: } 1 \mathrm{CH} \end{aligned}$ | Function | BANKO 72H |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Write | Read |
| 0 | 0 | Input port | Possible POC latch | Pin status |
|  | 1 | Output port | Possible POC latch | POC latch contents |
| 1 | 0 | A/D converter analog inputNote 1 | Possible POC latch | POC latch contents |
|  | 1 | Output port and A/D converter analog inputNote 2 | Possible POC latch | POC latch contents |

Notes 1. Normal setting when the pins are used as A/D converter analog input pins.
2. Functions as an output port. The analog input voltage is changed by the output from the port. To use the pins for analog input, be sure to set POCBIOn to 0 .

### 11.4 PORT OD (POD $\left./ \overline{\text { SCK }}, \mathrm{POD}_{1} / \mathrm{SO}, \mathrm{POD}_{2} / \mathrm{SI}, \mathrm{POD}_{3} / \overline{\mathrm{TMOOUT}}\right)$

Port OD is a 4-bit input/output port with an output latch. It is mapped into address 73 H of BANK0 in data memory. The output format is N -ch open-drain output. The mask option can be used to specify that a pin contain a pull-up resistor bit-by-bit.

Input or output can be specified bit-by-bit. Input/output is specified with PODBIO0 to P0DBIO3 (address 2BH) in the register file.

If PODBIOn is 0 ( $n=0$ to 3 ), the PODn pins are used as input port. Pin statuses are read if a data read instruction is executed for the port register. If PODBIOn is 1 , the PODn pins are used as output port and the value written in the output latch are output to pins. If a data read instruction is executed when pins are used as output ports, the output latch value, rather than pin statuses, is fetched.

At reset, PODBIOn is set to 0 and all POD pins become input ports. The contents of the port output latch become 0 . The output latch contents remain unchanged even if PODBIOn changes from 1 to 0 .

Port 0D can also be used for serial interface input/output or timer 0 output. SIOEN (OBH bit 0 ) in the register file is used to switch ports (POD to POD 2 ) to serial interface input/output ( $\overline{\mathrm{SCK}}, \mathrm{SO}, \mathrm{SI}$ ) and vice versa. TM0OSEL (bit 3 at address 0 BH ) in the register file is used to switch a port ( $\mathrm{POD}_{3}$ ) to timer 0 output (TMOOUT) and vice versa. If TMOOSEL = 1 is selected, 1 is output at timer 0 reset. This output is inverted every time a timer 0 count value matches the modulo register contents.

Table 11-4 Register File Contents and Pin Functions
( $\mathrm{n}=0$ to 3 )

| Register file value |  |  | Pin function |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { TMOOSEL } \\ & \text { RF: OBH } \\ & \text { Bit } 3 \end{aligned}$ | $\begin{aligned} & \text { SIOEN } \\ & \text { RF: OBH } \\ & \text { Bit } 0 \end{aligned}$ | PODBIOn <br> RF: 2BH <br> Bit n | POD $0 / \overline{\text { SCK }}$ | P0D1/SO | P0D2/SI | POD3/TM0OUT |
| 0 | 0 | 0 | Input port |  |  |  |
|  |  | 1 | Output port |  |  |  |
|  | 1 | 0 | $\overline{\text { SCK }}$ | So | SI | Input port |
|  |  | 1 |  |  |  | Output port |
| 1 | 0 | 0 | Input port |  |  |  |
|  |  | 1 | Output port |  |  | TM0OUT |
|  | 1 | 0 | $\overline{\text { SCK }}$ | SO | SI |  |
|  |  | 1 |  |  |  |  |

Table 11-5 Contents Read from the Port Register (0.73H)

| Port mode | Contents read from the port register $(0.73 \mathrm{H})$ |  |
| :--- | :--- | :--- |
| Input port | Pin status |  |
| Output port | Output latch contents |  |
| $\overline{\text { SCK }}$ | An internal clock is selected as a serial clock. | Output latch contents |
|  | An external clock is selected as a serial clock. | Pin status |
| SI | Pin status |  |
| SO | Not defined |  |
| $\overline{\text { TMOOUT }}$ | Output latch contents |  |

Caution Using the serial interface causes the output latch for the $\mathrm{POD}_{1} / \mathrm{SO}$ pin to be affected by the contents of the SIOSFR (shift register). So, reset the output latch before using the pin as output port.

### 11.5 PORT 1A (P1A0, P1A1, P1A2, P1A $A_{3}$ )

Port 1A is a 4-bit input/output port with an output latch. It is mapped into address 70 H of BANK1 in data memory. The output format is N -ch open-drain output. The mask option can be used to specify that a pin contain a pull-up resistor bit-by-bit.

Input or output can be specified in units of four bits. Input/output is specified by P1AGIO (bit 2 at address 2CH) in the register file.

When P 1 AGIO is 0 , each pin of port 1 A is used as input port. If a read instruction is executed for the port register, pin statuses are read. When P1AGIO is 1, each pin of port 1 A is used as output port and the contents written in the output latch are output to pins. If a read instruction is executed when pins are output ports, the contents of the output latch, rather than pin statuses, are fetched.

At reset, P1AGIO is set to 0 and all P1A pins become input ports. The contents of the port output latch are 0.

Table 11-6 Writing into and Reading from the Port Register (1.70H)

| ( $\mathrm{n}=0$ to 3) |  |  |  |
| :---: | :--- | :--- | :--- |
| P1AGIOn <br> RF: 2CH, bit 2 | Pin input/output | BANK1 70H |  |
|  |  | Write | Read |
| 0 | Input | Possible | P1A pin status |
| 1 | Output | Write to the P1A latch | P1A latch contents |

### 11.6 PORT 1B (P1Bo)

Port 1B is a 1-bit input-dedicated port. It is mapped into address 71 H of BANK1 in data memory. The mask option can be used to specify that pull-up resistors be contained in P1Bo pins.

Port 1B is the input-dedicated port. At reading, only the least significant bit is valid and a value is read into it. At writing, no value changes. Value 0 is always read into the three high-order bits of the port register.

## 12. 8-BIT TIMER COUNTER (TM0, TM1)

Timer 0 (TM0) and timer 1 (TM1) are available as 8 bit-timer counters of the $\mu$ PD17136A. By using the timer 0 counting signal as the timer 1 count pulse, these two 8 -bit counters can be used as one 16 -bit counter.

The timers are controlled by hardware operation with the PUT/GET instruction or by register operation in the register file with the PEEK/POKE instruction.

### 12.1 CONFIGURATION OF 8-BIT TIMER COUNTERS

Fig. 12-1 shows the configuration of the 8-bit timer counters. An 8-bit timer counter consists of an 8-bit count register, 8 -bit modulo register, comparator (compares count register values and modulo register values), and selector (for count pulse selection).

Cautions 1. The modulo register is a write-only register.
2. The count register is a read-only register.

Fig. 12-1 Configuration of the 8-Bit Timer Counters


Fig. 12-2 Timer 0 Mode Register


Remark TMOEN can be used as the timer 0 status
flag. (1: Counting, 0: Stopped counting)

Fig. 12-3 Timer 1 Mode Register


Remark TM1EN can be used as the timer 1 status flag. (1: Counting, 0: Stopped counting)

## 13. BASIC INTERVAL TIMER (BTM)

The $\mu$ PD17136A provides a 7-bit basic interval timer. This timer has the following functions:
(1) Reference time generation
(2) Selection and counting of a wait time when standby mode is released
(3) Watchdog timer operation for detecting software errors (infinite loops, etc.)

### 13.1 CONFIGURATION OF THE BASIC INTERVAL TIMER

Fig. 13-1 shows the configuration of the basic interval timer.

Fig. 13-1 Configuration of the Basic Interval Timer


Remark (1) to (4) in the figure indicate the signals in the timing chart in Fig. 13-4.

### 13.2 REGISTERS FOR CONTROLLING THE BASIC INTERVAL TIMER

The basic interval timer is controlled by the BTM mode register and watchdog timer mode register. Fig. 13-2 and 13-3 show the configurations of the registers.

Fig. 13-2 BTM Mode Register

| RF: 13 H | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | BTMISEL | BTMRES | BTMCK1 | BTMCK0 |  |
| Read/write | R/W |  |  |  |  |
| Initial value when reset | 0 | 0 | 0 | 0 |  |


| BTMCK1 | BTMCK0 | Selects the count pulse of the basic <br> interval timer (BTM). |
| :---: | :---: | :--- |
| 0 | 0 | fcc/8192 |
| 0 | 1 | fcc/4096 |
| 1 | 0 | Timer 0 count up |
| 1 | 1 | INT pin <br> (When ZCROSS $=1$, information <br> on the INT pin sent via the AC <br> zerocross detection circuit) |


| BTMRES | Resets the basic interval timer (BTM). |
| :---: | :--- |
| 0 | Does not affect the basic interval timer (BTM). |
| 1 | Resets the counter of the basic interval timer <br> (BTM). |

Remark BTMRES is automatically cleared to 0 after it is set to 1.0 is always read.

| BTMISEL | Selects the interval time. |
| :---: | :---: |
| 0 | Sets the interval time for the 128-count pulse. |
| 1 | Sets the interval time for the 32-count pulse. |

Fig. 13-3 Watchdog Timer Mode Register

| RF: 03 H |  |  |  |  | Read $=$ R, write $=\mathrm{W}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |  |
|  | WDTRES | 0 | 0 | WDTEN |  |  |
| Read/write | R/W |  |  |  |  |  |
| Initial value when reset | 0 | 0 | 0 | 0 |  |  |
|  |  |  |  |  | WDTEN | Enables the watchdog timer function. |
|  |  |  |  |  | 0 | Puts the watchdog timer in stop status. |
|  |  |  |  |  | 1 | Starts watchdog timer operation. |

Remarks 1. WDTEN cannot be cleared to 0 by the program.
2. WDTEN is automatically cleared to 0 after it is set to 1.0 is always read.

| WDTRES | Resets the watchdog timer. |
| :---: | :--- |
| 0 | Does not affect the watchdog timer. |
| 1 | Resets the flip-flop used to retain a BTM <br> overflow carry used for the watchdog timer. |

Remark WDTRES is automatically cleared to 0 after it is set to 1 . 0 is always read.

### 13.3 WATCHDOG TIMER FUNCTION

### 13.3.1 Overview of the Watchdog Timer

The watchdog timer is a counter that generates a reset signal at constant intervals. When the generation of a reset signal is being disabled every time by the program, this function enables the system to be reset (starting from address 0000 H ) when the system hangs up (the watchdog timer is not reset within the expected time) for some reason, such as due to external noise.

Even if a program branches to an unexpected routine due to external noise and enters an infinite loop, the system can be recovered within a certain time by the reset signal that is generated by the watchdog timer.

### 13.3.2 Operation of the Watchdog Timer

If WDTEN is set to 1 , the 1 -bit scaler starts operating, causing the basic interval timer to operate as an 8 -bit watchdog timer.

Once the watchdog timer runs, the watchdog timer function can be stopped only when the device is reset and WDTEN is cleared to 0 .

A reset by the watchdog timer can be disabled in the following two ways:
(1) Repeating WDTRES setting in the program
(2) Repeating BTMRES setting in the program

For (1), it is necessary to set WDTRES while the watchdog timer count is between 8 and 191 (immediately before 192), as shown in Fig. 13-4. Therefore, the program must be written so that SET1 WDTRES is executed at least once in a shorter period than that required for the watchdog timer count to reach 184.

For (2), it is necessary to set BTMRES before the basic interval timer (BTM) counts to reach 128. Therefore, the program must be written so that SET1 BTMRES is executed at least once in a shorter period than that required for the basic interval timer count to reach 128. However, using this method, interrupt handling by the basic interval timer is disabled.

Caution Setting WDTEN does not reset the basic interval timer. So, set BTMRES before setting WDTEN, to reset the basic interval timer.

## Example

```
    SET1 BTMRES
    SET2 WDTEN, WDTRES
```

Fig. 13-4 Timing Chart for the Watchdog Timer (When the WDTRES Flag is Used)


## 14. A/D CONVERTER

$\mu$ PD17136A contains an 8-bit resolution A/D converter with 4-channel analog input ( $\mathrm{P}_{0} \mathrm{C}_{0} / \mathrm{ADC}_{0}-\mathrm{P}_{3} \mathrm{C}_{3} / \mathrm{ADC}_{3}$ ). The A/D converter uses the successive approximation method. The following two operation modes are available:
(1) Continuous mode : 8-bit A/D conversion occurs starting at high-order bits.
(2) Single mode : Comparison occurs with an arbitrary voltage value set in the 8-bit data register.

### 14.1 A/D CONVERTER CONFIGURATION

Fig. 14-1 shows the A/D converter configuration.

Fig. 14-1 Block Diagram for the A/D Converter


Cautions 1. The 8-bit data register (ADCR) is cleared to 00 H at the execution of STOP instruction.
2. Note that a current continues flowing between $V_{A D C}$ and GND if a HALT instruction is executed during A/D conversion.

### 14.2 A/D CONVERTER FUNCTIONS

(1) $\mathrm{ADC}_{0}-\mathrm{ADC}_{3}$ pins

These pins are used to input four signals with analog voltages to the A/D converter. The A/D converter contains a sample hold circuit. Analog input voltages are internally retained during A/D conversion.
(2) Vadc pin

This pin is used to input the reference voltage for the A/D converter and supply voltage of the A/D converter block. A signal input to $A_{0}$ to $A D C 3^{2}$ is converted to a digital signal based on voltage applied across $V_{A D C}$ and GND. To reduce the current consumption of the microcontroller, the $A / D$ converter has a function for automatically stopping the current which flows into the Vadc pin when the converter is not operating. Current flows into the $V_{A D C}$ pin in the following cases.
(1) Continuous mode (ADCSOFT=0)

From when the ADCSTRT flag is set (1) until the ADCEND flag is set (1).
(2) Single mode (ADCSOFT=1)

From when the ADCSTRT flag is set (1) or from when a value of the 8-bit data register is written until the result of comparison by the comparator is written in the ADCCMP flag.

## Caution A/D conversion stops if a HALT instruction is executed. Note that the VADC pin enter HALT mode while current is flowing. A/D conversion restarts when HALT mode is released. However, proper conversion results cannot be obtained because the value of ADCR is unpredictable.

Remark The A/D conversion stops when the STOP instruction is executed. The A/D converter is initialized and a current does not flow into the VADC pin. The A/D converter remains stopped after the STOP mode is released.

## (3) 8-bit data register (ADCR)

In the continuous mode, this 8-bit data register stores $A / D$ conversion results for successive approximation. It is read by the GET instruction. In the single mode, the data in this register is converted to analog voltage by the internal D/A converter and the comparator compares this voltage with an analog signal input from the ADCn pin. A value can be written in this register by using the PUT instruction.
(4) Comparator

The comparator compares an analog input voltage with voltage output from the D/A converter. Value 1 is output if analog input voltage is higher. Value 0 is output if this voltage is lower. The comparison result is stored in the 8-bit data register (ADCR) in the continuous mode. It is stored in the ADCCMP flag in the single mode.

### 14.3 A/D CONVERTER OPERATION

The A/D converter operates in two modes: continuous mode and single mode. The mode can be switched by setting the ADCSOFT flag.

| ADCSOFT | A/D converter operation mode |
| :---: | :--- |
| 0 | Continuous mode (A/D conversion) |
| 1 | Single mode (comparison) |

Fig. 14-2 Relation between the Analog Input Voltage and Digital Conversion Result

(1) Timing in the continuous mode operation (A/D conversion)

Fig. 14-3 Timing in the Continuous Mode Operation (A/D Conversion)


Caution Sampling is performed eight times for each $A / D$ conversion. If the analog input voltage changes considerably during A/D conversion, accurate A/D conversion cannot be performed. To obtain accurate conversion, minimize any change in the analog input voltage during $A / D$ conversion.

Remark Time required for one sampling operation $=14 / \mathrm{fcc}(7 \mu \mathrm{~s}$, at fcc $=2 \mathrm{MHz})$
Sampling cycle period $=48 / \mathrm{fcc}(24 \mu \mathrm{~s}$, at $\mathrm{fcc}=2 \mathrm{MHz})$
(2) Timing in the single mode operation (comparison)

Fig. 14-4 Timing in the Single Mode Operation (Comparison)


After data is set in ADCR (using the PUT instruction), the comparison result can be read after three instruction cycles.

## Caution Before setting a value in ADCR, always set ADCSOFT to 1.

If ADCSOFT $=0$, no value can be set in ADCR.
The PUT ADCR, DBF instruction is ineffective.

## 15. SERIAL INTERFACE (SIO)

The serial interface of the $\mu$ PD17136A consists of an 8-bit shift register (SIOSFR), serial mode register, and serial clock counter. It is used for serial data input/output.

When SIOEN is set to 1 , the pins of port OD (P0D0/ $\overline{\mathrm{SCK}}, \mathrm{P}_{0} \mathrm{D}_{1} / \mathrm{SO}, \mathrm{P}_{2} \mathrm{D}_{2} / \mathrm{SI}$ ) function as the pins of the serial interface. The serial interface operates in synchronization with the falling edge of the external or internal clock by setting SIOTS to 1 . The detailed functions and operations are explained below.

### 15.1 FUNCTIONS OF THE SERIAL INTERFACE

This serial interface provides three signal lines: serial clock input pin ( $\overline{\mathrm{SCK}}$ ), serial data output pin (SO), and serial data input pin (SI). It allows 8 bits to be sent or received in synchronization with clocks. It can be connected to peripheral input/output devices using any method with a mode compatible to that used by the $\mu$ PD7500 or 75X series.

## (1) Serial clock

Three types of internal clocks and one type of external clock are able to be selected. If an internal clock is selected as a serial clock, it is automatically output to the $\mathrm{POD} 0 / \overline{\mathrm{SCK}}$ pin.

Table 15-1 Serial Clock

| SIOCK1 | SIOCK0 | Serial clock to be selected |
| :---: | :---: | :--- |
| 0 | 0 | External clock input to the $\overline{\text { SCK }}$ pin |
| 0 | 1 | $\mathrm{fcc} / 16$ |
| 1 | 0 | $\mathrm{fcc} / 128$ |
| 1 | 1 | $\mathrm{fcc} / 1024$ |

## (2) Transmission method

When SIOEN is set to 1 , the pins of port OD ( $\mathrm{POD}_{0} / \overline{\mathrm{SCK}}, \mathrm{POD}_{1} / \mathrm{SO}, \mathrm{POD}_{2} / \mathrm{SI}$ ) function as the pins of the serial interface. The serial interface operates in synchronization with the falling edge of the external or internal clock by setting SIOTS to 1 . When SIOTS is set to 1 , IRQSIO is automatically cleared.
Transmission starts from the most significant bit of the shift register in synchronization with the falling edge of the serial clock. SI pin information is stored in the shift register starting at the most significant bit in synchronization with the rising edge of the serial clock.
When the transfer of 8 -bit data is completed, SIOTS is automatically cleared to 0 and IRQSIO is set to 1 .

Remark Serial transmission starts only from the most significant bit of the shift register contents. It is not possible to start transmission from the least significant bit. SI pin status is always stored in the shift register in synchronization with the falling edge of the serial clock.

Fig. 15-1 Block Diagram of the Serial Interface


Note The output latch of the shift register is also used as that of the POD 1 pin. Therefore, executing an output instruction for the POD 1 pin changes the output latch status of the shift register.

### 15.2 3-WIRE SERIAL INTERFACE OPERATION MODES

Two modes can be used for the serial interface. If the serial interface function is selected, the $P 0 D_{2} / \mathrm{SI}$ pin always takes in data in synchronization with the serial clock.

- 8-bit transmission and reception mode (simultaneous transmission and reception)
- 8-bit reception mode (with the SO pin set to the high impedance status)

Table 15-2 Serial Interface Operation Mode

| SIOEN | SIOHIZ | $\mathrm{POD}_{2} / \mathrm{SI}$ pin | $\mathrm{POD}_{1} / \mathrm{SO}$ pin | Serial interface operation mode |
| :---: | :---: | :--- | :--- | :--- |
| 1 | 0 | SI | SO | 8 -bit transmission and reception mode |
| 1 | 1 | SI | $\mathrm{POD}_{1}$ (input) | 8 -bit reception mode |
| 0 | $\times$ | $\mathrm{POD}_{2}(I / \mathrm{O})$ | $\mathrm{POD}_{1}(1 / \mathrm{O})$ | General port mode |

$x$ : Don't care
(1) 8-bit transmission and reception mode (simultaneous transmission and reception)

Serial data input/output is controlled by a serial clock. The most significant bit of the shift register is output from the SO line with a falling edge of the serial clock ( $\overline{\mathrm{SCK}}$ ). The contents of the shift register is shifted one bit and at the same time, data on the SI line is loaded into the least significant bit of the shift register.
The serial clock counter counts serial clock pulses. Every time it counts eight clocks, the internal interrupt request flag (IRQSIO) is set to 1 .

Fig. 15-2 Timing of 8-Bit Transmission and Reception Mode (Simultaneous Transmission and Reception)

(2) 8-bit reception mode ( SO pin in the high impedance status)

When SIOHIZ is 1 , the $\mathrm{POD}_{1} / \mathrm{SO}$ pin is in the high impedance status. If serial clock supply starts by writing 1 in SIOTS, only the reception function of the serial interface operates.
The P0D1/SO pin is in the high impedance status and can be used for input port (POD1).

Fig. 15-3 Timing of 8-Bit Reception Mode


DI: Input serial data
(3) Operation stop mode

If the value in SIOTS (RF: address 02 H , bit 3 ) is 0 , the serial interface enters operation stop mode. In this mode, no serial transfer occurs.
In this mode, the shift register does not perform shifting and can be used as an ordinary 8-bit register.

## 16. INTERRUPT FUNCTIONS

The $\mu$ PD17136A has five interrupt sources: four internal interrupt functions and one external interrupt function. It can be used in various applications.

The interrupt control circuit of the $\mu$ PD17136A has the features listed below. This circuit enables very high-speed interrupt handling.
(a) Used to determine whether an interrupt can be accepted with the interrupt mask enable flag (INTE) and interrupt enable flag (IP $\times \times \times$ ).
(b) The interrupt request flag (IRQ×××) can be tested or cleared. (Interrupt generation can be checked by software.)
(c) Multiple interrupts are possible (up to three levels).
(d) Standby mode (STOP, HALT) can be released by an interrupt request. (Release conditions can be selected by the interrupt enable flag.)

Caution In interrupt handling, the bank register and the BCD, CMP, CY, Z, and IXE flags are saved in the stack automatically by the hardware for up to three levels of multiple interrupts. The DBF and WR are not saved by the hardware when peripheral hardware such as the timers or A/D converter is accessed in interrupt handling. It is recommended that the DBF and WR be saved in RAM by the software at the beginning of interrupt handling. Saved data can be loaded back into the DBF and WR immediately before the end of interrupt handling.

### 16.1 INTERRUPT SOURCE TYPES AND VECTOR ADDRESSES

For every interrupt in the $\mu$ PD17136A, when the interrupt is accepted, a branch occurs to the vector address associated with the interrupt source. This method is called the vectored interrupt method. Table 16-1 lists the interrupt source types and vector addresses.

If two or more interrupt requests occur or multiple suspended interrupt requests are enabled at the same time, they are handled according to priorities shown in Table 16-1.

Table 16-1 Interrupt Source

| Interrupt source | Priority | Vector <br> address | IRQ flag | IP flag | IEG flag | Internal/ <br> external | Remarks |
| :--- | :---: | :---: | :--- | :--- | :--- | :--- | :--- |
| INT pin (RF: 0FH, bit 0) | 1 | 0005 H | IRQ <br> RF: 3FH, <br> bit 0 | IP <br> RF: 2FH, <br> bit 0 | IEGMD0, 1 <br> RF: 1FH | External | Rising edge or falling <br> edge can be selected. |
| Timer 0 | 2 | 0004 H | IRQTM0 <br> RF: 3EH, <br> bit 0 | IPTM0 <br> RF: 2FH, <br> bit 1 | - | Internal |  |
| Timer 1 | 3 | $0003 H$ | IRQTM1 <br> RF: 3DH, <br> bit 0 | IPTM1 <br> RF: 2FH, <br> bit 2 | - | Internal |  |
| Basic interval timer | 4 | $0002 H$ | IRQBTM <br> RF: 3CH, <br> bit 0 | IPBTM <br> RF: 2FH, <br> bit 3 | - | Internal |  |
| Serial interface | 5 | $0001 H$ | IRQSIO <br> RF: 3BH, <br> bit 0 | IPSIO <br> RF: 2EH, <br> bit 0 | - | Internal |  |

### 16.2 HARDWARE COMPONENTS OF THE INTERRUPT CONTROL CIRCUIT

The flags of the interrupt control circuit are explained below.
(1) Interrupt request flag and the interrupt enable flag

The interrupt request flag (IRQ×××) is set to 1 when an interrupt request occurs. When interrupt handling is executed, the flag is automatically cleared to 0 .
An interrupt enable flag (IP $\times \times \times$ ) is provided for each interrupt request flag. If the flag is 1 , an interrupt is enabled. If it is 0 , the interrupt is disabled.

## (2) EI/DI instruction

The EI/DI instruction is used to determine whether an accepted interrupt is to be executed.
If the El instruction is executed, the interrupt enable flag (INTE) for enabling interrupt reception is set. Since the INTE flag is not registered in the register file, flag status cannot be checked by instructions.
The DI instruction clears the INTE flag to 0 and disables all interrupts.
At reset the INTE flag is cleared to 0 and all interrupts are disabled.

Table 16-2 Interrupt Request Flag and Interrupt Enable Flag

| Interrupt <br> request flag | Signal for setting the interrupt request flag | Interrupt <br> enable flag |
| :--- | :--- | :--- |
| IRQ | Set by edge detection of an INT pin input signal. A <br> detection edge is selected by IEGMD0 or IEGMD1. | IP |
| IRQTM0 | Set by a match signal from timer 0. | IPTM0 |
| IRQTM1 | Set by a match signal from timer 1. | IPTM1 |
| IRQBTM | Set by an overflow (reference time interval signal) <br> from the basic interval timer. | IPBTM |
| IRQSIO | Set by a serial data transmission end signal from the <br> serial interface. | IPSIO |

## 17. AC ZEROCROSS DETECTOR

The INT pin is the interrupt signal input pin and timer count clock input pin. It also used as an AC zerocross detector input pin. This pin can be selected by writing 1 in ZCROSS (RF: 1DH bit 0).

Fig. 17-1 Block Diagram for the AC Zerocross Detector


Caution When an AC zerocross detector is used, the current drain is slightly increased (typically by $15 \mu \mathrm{~A}$ ). This is also true in standby mode. To limit the current drain, set ZCROSS to 0 . Then, fix the input voltage at the INT pin to the high or low level.

The zerocross detector consists of a high gain amplifier which uses the self-bias method. It biases the input to the switching point and causes digital displacement in response to slight displacement of INT pin input. It detects changes of an AC signal from minus to plus and vice versa. This signal is input through the external coupling capacitor. The output signal changes from 0 to 1 and vice versa at each displacement point.

Fig. 17-2 Zerocross Detection Signal


Note When the INT pin is used as the input pin of the AC zerocross detector, the input voltage range must be 1.0 to $3.0 \mathrm{~V}_{\text {p-p. }}$. Since the AC zerocross detector cannot eliminate noise, input noise-free signals to the AC zerocross detector.

A pulse generated in the zerocross detector can be used as a timer 0 count clock and basic interval timer count pulse in the same way as when the pulse does not go through the zerocross detector. The pulse is sent to the interrupt control circuit. Interrupt enable starts if an INT pin interrupt is enabled. To accept an interrupt, set IEGMDO (RF: 1FH bit 0) and IEGMD1 (RF: 1FH bit 1) to select a signal rising edge, falling edge, or both rising and falling edges.

## 18. STANDBY FUNCTION

### 18.1 OVERVIEW OF THE STANDBY FUNCTION

The $\mu$ PD17136A can reduce its current by using the standby function. The standby function supports STOP and HALT modes.

In the STOP mode, the system clock is stopped and the CPU current is reduced to almost only a leak current. This mode is useful in retaining data memory contents without operating the CPU.

In the HALT mode, the oscillation of the system clock continues. However, the system clock is not supplied to the CPU, stopping CPU operation. In this mode, current reduction is less than that in the STOP mode. However, since the system clock is oscillating, operation can be started immediately after the HALT mode is released. In both STOP and HALT modes, the statuses of the data memory, registers, and output latches of the output port used immediately before the standby mode is set are maintained (except STOP 0000B). Therefore, in order to lower consumption current for the entire system, input/output port statuses should be set beforehand.

Table 18-1 Standby Mode Status


Note When STOP 0000B is executed, all pins are set to input port mode even if the pins are used in dual-function mode.

Cautions 1. Always specify a NOP instruction immediately before STOP and HALT instructions.
2. When an interrupt request flag and the corresponding interrupt enable flag are both set, and the associated interrupt is specified as the standby mode release condition, the system does not enter the standby mode even if a STOP or HALT instruction is executed.

### 18.2 HALT MODE

### 18.2.1 Setting HALT Mode

Executing a HALT instruction sets HALT mode.
Operand b3b2b1bo of the HALT instruction indicates the HALT mode release conditions.

Table 18-2 HALT Mode Release Conditions

Format: HALT b3b2b1boB

| Bit | HALT mode release conditionsNote 1 |
| :--- | :--- |
| $b_{3}$ | When this bit is 1, release by IRQ $\times \times \times$ is permitted.Notes 2, 4 |
| $b_{2}$ | Fixed at 0 |
| $b_{1}$ | When this bit is 1, forced release by IRQTM1 is permitted.Notes 3, 4 |
| $b_{0}$ | Fixed at 0 |

Notes 1. When HALT 0000B is specified, HALT mode can be released only by reset ( $\overline{\mathrm{RESET}}$ input or power-on/ power-down reset).
2. IP $\times \times \times$ must be 1 .
3. HALT mode is released regardless of the IPTM1 status.
4. If a HALT instruction is executed when $\operatorname{IRQ} \times \times x=1$, the HALT instruction is ignored (treated as a NOP instruction), and HALT mode is not set.

### 18.2.2 Starting Address After HALT Mode Is Released

The starting address depends on the release conditions and interrupt enable conditions.
Table 18-3 Starting Address After HALT Mode Is Released

| Release condition | Starting address after release |
| :--- | :--- |
| ResetNote 1 | Address 0 |
| IRQ $\times \times \times$ Note 2 | For DI, address subsequent to the HALT instruction |
|  | For EI, interrupt vector <br> (When more than one IRQ $\times \times \times$ is set, the interrupt vector having the highest priority) |

Notes 1. $\overline{R E S E T}$ input and power-on/power-down reset are valid.
2. Except when forced release is made with IRQTM1, IP $\times \times \times$ must be 1 .

Fig. 18-1 Releasing HALT Mode
(a) Releasing HALT mode by $\overline{\text { RESET input }}$


WAIT a : Wait time until TM1 counts 256 source clock pulses (system clock/512) $256 \times 512 / \mathrm{fcc}$ (approx. 65 ms at $\mathrm{fcc}=2 \mathrm{MHz}$ )
(b) Releasing HALT mode by IRQ $\times \times \times$ (for DI)

(c) Releasing HALT mode by IRQ $\times \times \times$ (for EI)


### 18.3 STOP MODE

### 18.3.1 Setting STOP Mode

Executing a STOP instruction results in STOP mode being set.
Operand b3b2b1bo of the STOP instruction indicates the STOP mode release conditions.
Table 18-4 STOP Mode Release Conditions

Format: STOP b3b2b1b0B

| Bit | STOP mode release conditionNote 1 |
| :--- | :--- |
| $b_{3}$ | When this bit is 1, release by IRQ $\times \times \times$ is permitted.Note 2 |
| $b_{2}$ | Fixed at 0 |
| $b_{1}$ | Fixed at 0 |
| $b_{0}$ | Fixed at 0 |

Notes 1. When STOP 0000B is specified, STOP mode can be released only with reset ( $\overline{R E S E T}$ input or power-on/power-down reset). When STOP 0000B is executed, the microcomputer is initialized to the state existing immediately after the reset.
2. IP $\times \times \times$ must be 1. STOP mode cannot be released with IRQTM1.

If the STOP instruction is executed when IRQ $\times \times \times=1$, the STOP instruction is ignored (treated as a NOP instruction), and STOP mode is not set.

### 18.3.2 Starting Address After STOP Mode Is Released

The starting address depends on the release conditions and interrupt enable conditions.

Table 18-5 Starting Address After STOP Mode Is Released

| Release condition | Starting address after release |
| :--- | :--- |
| ResetNote 1 | Address 0 |
| IRQ×××Note 2 | For DI, address subsequent to the STOP instruction |
|  | For EI, interrupt vector <br> (When more than one IRQ××× is set, the interrupt vector having the highest priority) |

Notes 1. $\overline{R E S E T}$ input and power-on/power-down reset are valid.
2. IP $\times \times \times$ must be 1. STOP mode cannot be released with IRQTM1.

Fig. 18-2 Releasing STOP Mode
(a) Releasing STOP mode by $\overline{\text { RESET }}$ input


Wait b: Wait time until TM1 counts 256 source clock pulses (system clock/512) $256 \times 512 / \mathrm{fcc}+\alpha$ (approx. $65 \mathrm{~ms}+\alpha$ at $\mathrm{fcc}=2 \mathrm{MHz}$ )
$\alpha$ : Oscillation development time (which depends on the resonator)
(b) Releasing STOP mode by IRQ××× (for DI)


Wait c: Wait time until TM1 counts ( $n+1$ ) source clock pulses (system clock/m)
$(\mathrm{n}+1) \times \mathrm{m} / \mathrm{fcc}+\alpha$ ( n and m are the values used immediately before STOP mode is set)
$\alpha$ : Oscillation development time (which depends on the resonator)
(c) Releasing STOP mode by IRQ $\times \times \times$ (for EI)


Wait c: Wait time until TM1 counts ( $n+1$ ) source clock pulses (system clock/m)
$(n+1) \times m / f c c+\alpha$ ( $n$ and $m$ are the values used immediately before STOP mode is set)
$\alpha$ : Oscillation development time (which depends on the resonator)

## 19. RESET

This product provides four reset functions:
(1) Reset by RESET input
(2) Power-on/power-down reset at power-on power voltage drop
(3) Watchdog timer function to reset at program crash
(4) Address stack overflow or underflow reset

Power-on reset is valid only when the power voltage used is in the range of 4.5 to 5.5 V .

### 19.1 RESET FUNCTIONS

The reset functions are used to initialize device operations. The operations initialized depend on the reset type.

Table 19-1 Hardware Statuses after Reset

| Hardware Reset type |  | - $\overline{\text { RESET input during }}$ operation <br> - Incorporated power-on/power-down reset during operation | - $\overline{\text { RESET input in the }}$ standby mode <br> - Incorporated power-on/power-down reset in the standby mode | - Watchdog timer overflow <br> - Stack overflow or underflow |
| :---: | :---: | :---: | :---: | :---: |
| Program counter |  | 0000H | 0000H | 0000H |
| Port | Input/output mode | Input | Input | Input |
|  | Output latch | 0 | 0 | Not defined |
| General-purpose data memory | Other than DBF | Not defined | Statuses before reset are retained. | Not defined |
|  | DBF | Not defined | Not defined | Not defined |
| System register | Other than WR | 0 | 0 | 0 |
|  | WR | Not defined | Statuses before reset are retained. | Not defined |
| Control register |  | $\mathrm{SP}=5 \mathrm{H}, \mathrm{IRQTM} 1=1, \mathrm{TM} 1 \mathrm{EN}=1, \mathrm{IRQBTM}=0 \text {, }$ <br> and INT indicate the current status of the INT pin. <br> The others are 0 . <br> See Chapter 8. |  | $\mathrm{SP}=5 \mathrm{H}$ and INT indicate the current status of the INT pin. The others retain statuses before reset. |
| Timer 0 and timer 1 | Count register | OOH | OOH | Timer 0: 00H <br> Timer 1: Not defined |
|  | Modulo register | FFH | FFH | FFH |
| Basic interval timer binary counter |  | Not defined | Not defined | Not defined. <br> (40H for watchdog timer overflow) |
| Serial interface shift register (SIOSFR) |  | Not defined | Statuses before reset are retained. | Not defined |
| A/D converter data register (ADCR) |  | OOH | 00H | OOH |

Fig. 19-1 Reset Block Configuration


### 19.2 RESETTING

Operation when reset is caused by $\overline{\text { RESET }}$ input is shown in Fig. 19-2.
If the $\overline{\text { RESET }}$ pin is set from low to high, system clock generation starts and an oscillation stability wait occurs with the timer 1. Program execution starts from address 0000 H .

If power-on reset is used, the reset signals shown in Fig. 19-2 are internally generated. Operation is the same as that when reset is caused externally by $\overline{\text { RESET }}$ input.

At watchdog timer overflow reset or stack overflow and underflow reset, oscillation stability wait time (WAIT a) does not occur. Operation starts from address 0000 H after initial statuses are internally set.

Fig. 19-2 Resetting


Note This is oscillation stability wait time. Operating mode is set when timer 1 counts system clocks (fcc) 512 $\times 256$ times (approx. 65 ms at $\mathrm{fcc}=2 \mathrm{MHz}$ ).

### 19.3 POWER-ON/POWER-DOWN RESET FUNCTION

The $\mu$ PD17136A is provided with two reset functions to prevent malfunctions from occurring in the microcontroller. They are the power-on reset function and power-down reset function. The power-on reset function resets the microcontroller when it detects that power was turned on. The power-down reset function resets the microcontroller when it detects drops in the power voltage.

These functions are implemented by the power-voltage monitoring circuit whose operating voltage has a different range than the logic circuits in the microcontroller and the oscillation circuit (which stops oscillation at reset to put the microcontroller in a temporary stop state). Conditions required to enable these functions and their operations will be described next.

Caution When designing an application circuit which requires high reliability, do not design a reset function which depends only on a built-in power-on/power-down reset function. Be sure to design a circuit to which an external $\overline{\text { RESET }}$ signal can be input.

### 19.3.1 Conditions Required to Enable the Power-On Reset Function

This function is effective when used together with the power-down reset function.
The following conditions are required to validate the power-on reset function:
(1) The power voltage must be 4.5 to 5.5 V during normal operation, including the standby state.
(2) The power-down reset function must be enabled during normal operation, including the standby state.
(3) The power voltage must rise from 0 V to the specified voltage.
(4) The time it takes for the power voltage to rise from 0 to 2.7 V must be shorter than the oscillation stability wait time counted in timer 1. This takes about 65 ms with fcc being 2 MHz , which is equivalent to $512 \times 256$ pulses of the system clock (fcc).

Cautions 1. If the above conditions are not satisfied, the power-on reset function will not operate effectively. In this case, an external reset circuit needs to be added.
2. In the standby state, even if the power-down reset function operates normally, generalpurpose data memory (except for DBF) retains data up to $V_{D D}=2.7 \mathrm{~V}$. If, however, data is changed due to an external error, the data in memory is not guaranteed.

### 19.3.2 Description and Operation of the Power-On Reset Function

The power-on reset function resets the microcontroller when it detects that power was turned on in the hardware, regardless of the software state.

The power-on reset circuit operates under a lower voltage than the other internal circuits in the $\mu$ PD17136A. It initializes the microcontroller regardless whether the oscillation circuit is operating. When the reset operation is terminated, timer 1 counts the number of oscillation pulses sent from the oscillator until it reaches the specified value. Within this period, oscillation becomes stable and the power voltage applied to the microcontroller enters the range ( $\mathrm{V} D \mathrm{D}=2.7$ to 5.5 V ) in which the microcontroller is guaranteed to operate.

When this period elapses, the microcontroller enters normal operation mode. Fig. 19-3 shows an example of the power-on reset operation.

## Operation of the power-on reset circuit

(1) This circuit always monitors the voltage applied to the Vod pin.
(2) This circuit resets the microcontroller until the power reaches the voltage specified for releasing the poweron reset operation (typically 1.5 V ), regardless of whether the oscillation circuit is operating.Note
(3) This circuit stops oscillation during the reset operation.
(4) When reset is terminated, timer 1 counts oscillation pulses. The microcontroller waits until oscillation becomes stable and the power voltage becomes $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ or higher.

Note The power-on reset circuit resets the microcontroller when the power voltage reaches the voltage at which the internal circuit can operate, namely an internal reset signal can be accepted.

Fig. 19-3 Example of the Power-On Reset Operation


Notes 1. During the operation-undefined period, not all of the operations specified for the $\mu$ PD17136A are not guaranteed. However, the power-on reset functions even in this period.
2. During the operation-guaranteed period, all the operations specified for the $\mu \mathrm{PD} 17136 \mathrm{~A}$ are guaranteed.
3. An operation stop state refers to the state in which all of the functions of the microcontroller are stopped.

### 19.3.3 Condition Required for Use of the Power-Down Reset Function

The power-down reset function can be enabled or disabled using software. The following condition is required to use this function:

- The power voltage must be 4.5 to 5.5 V during normal operation, including the standby state.


## Caution When the microcontroller is used with a power voltage of 2.7 to 4.5 V , add an external reset circuit instead of using the internal power-down reset circuit. If the internal power-down reset circuit is used with a power voltage of 2.7 to 4.5 V , reset operation may not terminate.

### 19.3.4 Description and Operation of the Power-Down Reset Function

This function is enabled by setting the power-down reset enable flag (PDRESEN) using software.
When this function detects a power voltage drop, it issues the reset signal to the microcontroller. It then initializes the microcontroller. Stopping oscillation during reset prevents the power voltage in the microcontroller from fluctuating out of control. When the specified power voltage recovers and the power-down reset operation is terminated, the microcontroller waits the time required for stable oscillation using the timer. The microcontroller then enters normal operation (starts from the top of memory).

Fig. 19-4 shows an example of the power-down operation. Fig. 19-5 shows an example of reset operation during the period from power-down reset to power recovery.

## Operation of the power-down reset circuit

(1) This circuit always monitors the voltage applied to the Vod pin.
(2) When this circuit detects a power voltage drop, it issues a reset signal to the other parts of the microcontroller. It continues to send this reset signal until the power voltage recovers or all the functions in the microcontroller stop.
(3) This circuit stops oscillation during the reset operation to prevent software crashes. When the power voltage recovers to the low-voltage detection level (typically 3.5 V , 4.5 V maximum) before the power-down reset function stops, the microcontroller waits the time required for stable oscillation using timer 1, then enters normal operation mode.
(4) When the power voltage recovers from 0 V , the power-on reset function has priority.
(5) After the power-down reset function stops and the power voltage recovers before it reaches 0 V , the microcontroller waits using timer 1 until oscillation becomes stable and the power voltage (VDD) reaches 2.7 V. The microcontroller then enters normal operation mode.

Fig. 19-4 Example of the Power-Down Reset Operation


Note During the operation-undefined period, not all the operations specified for the $\mu$ PD17136A are not guaranteed. Even in this period, however, the power-down reset functions and continues to issue a reset signal until all the functions in the microcontroller stop.

Fig. 19-5 Example of Reset Operation during the Period from Power-Down Reset to Power Recovery


Note During the operation-undefined period, not all the operations specified for the $\mu$ PD17136A are not guaranteed. Even in this period, however, the power-down reset functions and continues to issue the reset signal until all the functions in the microcontroller stop.

## 20. $\mu$ PD17136A INSTRUCTION SET

### 20.1 LEGEND

AR : Address register
ASR : Address stack register pointed to by the stack pointer
addr : Program memory address (11 low-order bits)
BANK : Bank register
CMP : Compare flag
CY : Carry flag
DBF : Data buffer
h : Halt release condition
INTEF : Interrupt enable flag
INTR : Register automatically saved in the stack when an interrupt occurs
INTSK : Interrupt stack register
IX : Index register
MP : Data memory row address pointer
MPE : Memory pointer enable flag
m : Data memory address specified by mr and mc
$m_{R}$ : Data memory row address (high-order)
mc : Data memory column address (low-order)
$\mathrm{n} \quad$ : Bit position (four bits)
n4 : Immediate data (four bits)
PC : Program counter
p : Peripheral address
рн : Peripheral address (three high-order bits)
pL : Peripheral address (four low-order bits)
$r \quad:$ General register column address
rf : Register file address
rfR : Register file row address (three high-order bits)
rfc : Register file column address (four low-order bits)
SP : Stack pointer
s : Stop release condition
WR : Window register
(x) : Contents of $x$

### 20.2 LIST OF THE INSTRUCTION SET

| Instruction set | Mnemonic | Operand | Operation | Machine code |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Op code | Operand |  |  |
| Add | ADD | r, m | $(\mathrm{r}) \leftarrow(\mathrm{r})+(\mathrm{m})$ | 00000 | $\mathrm{mR}_{R}$ | mc | $r$ |
|  |  | m, \#n4 | $(\mathrm{m}) \leftarrow(\mathrm{m})+\mathrm{n} 4$ | 10000 | mR | mc | n4 |
|  | ADDC | r, m | $(r) \leftarrow(r)+(m)+C Y$ | 00010 | $\mathrm{mR}_{R}$ | mc | $r$ |
|  |  | m, \#n4 | $(\mathrm{m}) \leftarrow(\mathrm{m})+\mathrm{n} 4+\mathrm{CY}$ | 10010 | mR | mc | n4 |
|  | INC | AR | $\mathrm{AR} \leftarrow \mathrm{AR}+1$ | 00111 | 000 | 1001 | 0000 |
|  |  | IX | $\mathrm{IX} \leftarrow \mathrm{IX}+1$ | 00111 | 000 | 1000 | 0000 |
| Subtract | SUB | r, m | $(\mathrm{r}) \leftarrow(\mathrm{r})-(\mathrm{m})$ | 00001 | mR | mc | r |
|  |  | m, \#n4 | $(\mathrm{m}) \leftarrow(\mathrm{m})-\mathrm{n} 4$ | 10001 | mR | mc | n4 |
|  | SUBC | r, m | $(r) \leftarrow(r)-(m)-C Y$ | 00011 | mR | mc | $r$ |
|  |  | m, \#n4 | $(\mathrm{m}) \leftarrow(\mathrm{m})-\mathrm{n} 4-\mathrm{CY}$ | 10011 | mR | mc | n4 |
| Logical operation | OR | r, m | $(r) \leftarrow(\mathrm{r}) \vee(\mathrm{m})$ | 00110 | mR | mc | $r$ |
|  |  | m, \#n4 | $(\mathrm{m}) \leftarrow(\mathrm{m}) \vee \mathrm{n} 4$ | 10110 | mR | mc | n4 |
|  | AND | r, m | $(r) \leftarrow(r) \wedge(m)$ | 00100 | mR | mc | $r$ |
|  |  | m, \#n4 | $(\mathrm{m}) \leftarrow(\mathrm{m}) \wedge \mathrm{n} 4$ | 10100 | $\mathrm{mR}_{R}$ | mc | n4 |
|  | XOR | r, m | $(\mathrm{r}) \leftarrow(\mathrm{r}) \forall(\mathrm{m})$ | 00101 | mR | mc | $r$ |
|  |  | m, \#n4 | $(\mathrm{m}) \leftarrow(\mathrm{m}) \forall \mathrm{n} 4$ | 10101 | mR | mc | n4 |
| Test | SKT | m, \#n | CMP $\leftarrow 0$, if $(\mathrm{m}) \wedge \mathrm{n}=\mathrm{n}$, then skip | 11110 | mR | mc | n |
|  | SKF | m, \#n | CMP $\leftarrow 0$, if $(\mathrm{m}) \wedge \mathrm{n}=0$, then skip | 11111 | mR | mc | n |
| Compare | SKE | m, \#n4 | $(m)-n 4$, skip if zero | 01001 | $\mathrm{mR}_{R}$ | mc | n4 |
|  | SKNE | m, \#n4 | (m) - n4, skip if not zero | 01011 | mR | mc | n4 |
|  | SKGE | m, \#n4 | (m) - n4, skip if not borrow | 11001 | mR | mc | n4 |
|  | SKLT | m, \#n4 | $(\mathrm{m})-\mathrm{n} 4$, skip if borrow | 11011 | mR | mc | n4 |
| Rotation | RORC | $r$ | $\longrightarrow \mathrm{CY} \rightarrow(\mathrm{r})_{\mathrm{b} 3} \rightarrow\left(\mathrm{r} \mathrm{b} 2 \rightarrow\left(\mathrm{r} \mathrm{bb} 1 \rightarrow(\mathrm{r})_{\mathrm{b} 0}\right.\right.$ | 00111 | 000 | 0111 | $r$ |
| Transfer | LD | r, m | $(r) \leftarrow(m)$ | 01000 | mR | mc | r |
|  | ST | m, r | $(\mathrm{m}) \leftarrow(\mathrm{r})$ | 11000 | mR | mc | $r$ |
|  | MOV | @r, m | $\begin{aligned} & \text { if MPE }=1: \quad(M P,(r)) \leftarrow(m) \\ & \text { if } M P E=0: \quad\left(\text { BANK, } m_{R},(r)\right) \leftarrow(m) \end{aligned}$ | 01010 | mR | mc | $r$ |
|  |  | m, @r | $\begin{aligned} & \text { if MPE }=1: \quad(m) \leftarrow(M P,(r)) \\ & \text { if MPE }=0: \quad(m) \leftarrow(\text { BANK, mR, }(r)) \end{aligned}$ | 11010 | mR | mc | $r$ |
|  |  | m, \#n4 | $(\mathrm{m}) \leftarrow \mathrm{n} 4$ | 11101 | mR | mc | n4 |
|  | MOVT | DBF, @AR | $\begin{aligned} & \mathrm{SP} \leftarrow \mathrm{SP}-1, \mathrm{ASR} \leftarrow \mathrm{PC}, \mathrm{PC} \leftarrow \mathrm{AR}, \\ & \mathrm{DBF} \leftarrow(\mathrm{PC}), \mathrm{PC} \leftarrow \mathrm{ASR}, \mathrm{SP} \leftarrow \mathrm{SP}+1 \end{aligned}$ | 00111 | 000 | 0001 | 0000 |


| Instruction set | Mnemonic | Operand | Operation | Machine code |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Op code | Operand |  |  |
| Transfer | PUSH | AR | $\mathrm{SP} \leftarrow \mathrm{SP}-1, \mathrm{ASR} \leftarrow \mathrm{AR}$ | 00111 | 000 | 1101 | 0000 |
|  | POP | AR | $A R \leftarrow A S R, S P \leftarrow S P+1$ | 00111 | 000 | 1100 | 0000 |
|  | PEEK | WR, rf | $\mathrm{WR} \leftarrow(\mathrm{rf})$ | 00111 | rfR | 0011 | rfc |
|  | POKE | rf, WR | $(\mathrm{rf}) \leftarrow \mathrm{WR}$ | 00111 | rfR | 0010 | rfc |
|  | GET | DBF, p | DBF $\leftarrow$ (p) | 00111 | рн | 1011 | pL |
|  | PUT | p, DBF | $(\mathrm{p}) \leftarrow \mathrm{DBF}$ | 00111 | рн | 1010 | pL |
| Branch | BR | addr | $\mathrm{PC} \leftarrow$ addr | 01100 | addr |  |  |
|  |  | @AR | $\mathrm{PC} \leftarrow \mathrm{AR}$ | 00111 | 000 | 0100 | 0000 |
| Sub-routine | CALL | addr | $\mathrm{SP} \leftarrow \mathrm{SP}-1, \mathrm{ASR} \leftarrow \mathrm{PC}, \mathrm{PC} \leftarrow \mathrm{addr}$ | 11100 | addr |  |  |
|  |  | @AR | $\mathrm{SP} \leftarrow \mathrm{SP}-1, \mathrm{ASR} \leftarrow \mathrm{PC}, \mathrm{PC} \leftarrow \mathrm{AR}$ | 00111 | 000 | 0101 | 0000 |
|  | RET |  | $\mathrm{PC} \leftarrow \mathrm{ASR}, \mathrm{SP} \leftarrow \mathrm{SP}+1$ | 00111 | 000 | 1110 | 0000 |
|  | RETSK |  | $\mathrm{PC} \leftarrow \mathrm{ASR}, \mathrm{SP} \leftarrow \mathrm{SP}+1$ and skip | 00111 | 001 | 1110 | 0000 |
|  | RETI |  | $\mathrm{PC} \leftarrow \mathrm{ASR}, \mathrm{INTR} \leftarrow \mathrm{INTSK}, \mathrm{SP} \leftarrow \mathrm{SP}+1$ | 00111 | 100 | 1110 | 0000 |
| Interrupt | El |  | INTEF $\leftarrow 1$ | 00111 | 000 | 1111 | 0000 |
|  | DI |  | INTEF $\leftarrow 0$ | 00111 | 001 | 1111 | 0000 |
| Others | STOP | s | STOP | 00111 | 010 | 1111 | s |
|  | HALT | h | HALT | 00111 | 011 | 1111 | h |
|  | NOP |  | No operation | 00111 | 100 | 1111 | 0000 |

## 21. ASSEMBLER RESERVED WORDS

### 21.1 MASK OPTION PSEUDO INSTRUCTIONS

To create $\mu$ PD17136A programs, it is necessary to specify whether pins that can have pull-up resistors have pullup resistors. This is done in the assembler source program using mask option pseudo instructions. To set the mask option, note that D17136A.OPT file in the AS17136A ( $\mu$ PD17136A device file) must be in the current directory at assembly time.

Specify mask options for the following pins:

- $\overline{\text { RESET }}$ pin
- Port 0D (P0D 3, POD $\left._{2}, \mathrm{POD}_{1}, \mathrm{POD}_{0}\right)$
- Port 1A (P1A3, P1A2, P1A1, P1A0)
- Port 1B (P1Bo)


### 21.1.1 OPTION and ENDOP Pseudo Instructions

The block from the OPTION pseudo instruction to the ENDOP pseudo instruction is defined as the option definition block.

The format for the mask option definition block is shown below. Only the four pseudo instructions listed in Table 21-1 can be described in this block.

Format:

| $\frac{\text { Symbol }}{\text { [label: }]}$ | Mnemonic <br> OPTION <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br> ENDOP |  |  |
| :---: | :---: | :---: | :---: |
| [;comment] |  |  |  |

### 21.1.2 Mask Option Definition Pseudo Instructions

Table 21-1 lists the pseudo instructions which define the mask options for each pin.

Table 21-1 Mask Option Definition Pseudo Instructions

| Pin | Mask option pseudo instruction | Number of operands | Parameter name |
| :---: | :---: | :---: | :---: |
| RESET | OPTRES | 1 | OPEN (without pull-up resistor) PULLUP (with pull-up resistor) |
| P0D3-P0D ${ }_{0}$ | OPTPOD | 4 | OPEN (without pull-up resistor) PULLUP (with pull-up resistor) |
| P1 $\mathrm{A}_{3}-\mathrm{P} 1 \mathrm{~A}_{0}$ | OPTP1A | 4 | OPEN (without pull-up resistor) PULLUP (with pull-up resistor) |
| P1B0 | OPTP1B | 1 | OPEN (without pull-up resistor) PULLUP (with pull-up resistor) |

The OPTRES format is shown below. Specify the $\overline{\text { RESET }}$ mask option in the operand field.

| Symbol | Mnemonic | Operand | Comment |
| :---: | :---: | :---: | :---: |
| [label:] | OPTRES | ( $\overline{\text { RESET }}$ ) | [;comment] |

The OPTPOD format is shown below. Specify mask options for all pins of port 0D. Specify the pins in the operand field starting at the first operand in the order $\mathrm{P} 0 \mathrm{D}_{3}, \mathrm{P} 0 \mathrm{D}_{2}, \mathrm{P} 0 \mathrm{D}_{1}$, then POD .

| Symbol |  |  |
| :--- | :--- | :--- |
|  | Mnemonic | Operand |
| OPTP0D | Comment |  |
| [;comment] |  |  |

The OPTP1A format is shown below. Specify mask options for all pins of port 1A. Specify the pins in the operand field starting at the first operand in the order $\mathrm{P} 1 \mathrm{~A}_{3}, \mathrm{P} 1 \mathrm{~A}_{2}, \mathrm{P} 1 \mathrm{~A}_{1}$, then $\mathrm{P} 1 \mathrm{~A}_{0}$.

| Symbol |  |  |
| :--- | :--- | :--- |
| [label: $]$ | Mnemonic | Operand |
| OPTP1A |  | Comment |
| $\left(\mathrm{P} 1 \mathrm{~A}_{3}\right),\left(\mathrm{P} 1 \mathrm{~A}_{2}\right),\left(\mathrm{P} 1 \mathrm{~A}_{1}\right),\left(\mathrm{P} 1 \mathrm{~A}_{0}\right)$ | [;comment] |  |

The OPTP1B format is shown below. Specify the mask option of P 1 Bo in the operand field.

| Symbol | Mnemonic | Operand | Comment |
| :---: | :---: | :---: | :---: |
| [label:] | OPTP1B | (P1B0) | [;comment] |

## Example of describing mask options

RESET pin: Pull-up
P0D3: Open, P0D 2 : Open, $\mathrm{POD}_{1}$ : Pull-up, P0D ${ }_{0}$ : Pull-up,
P1A3: Pull-up, P1A2: Open, P1A1: Open, P1A0: Open,
P1Bo: Open

| Symbol | Mnemonic | Operand | Comment |
| :---: | :---: | :---: | :---: |
| ; $\mu$ PD17136A |  |  |  |
| Setting mask options: | OPTION |  |  |
|  | OPTRES | PULLUP |  |
|  | OPTPOD | OPEN,OPEN,PULLUP,PULLUP |  |
|  | OPTP1A | PULLUP,OPEN,OPEN,OPEN |  |
|  | OPTP1B | OPEN |  |
|  | ENDOP |  |  |

### 21.2 RESERVED SYMBOLS

The reserved symbols defined in the $\mu$ PD17136A device file (AS17136A) are listed below.

## System register (SYSREG)

| Symbolic name | Attribute | Value | Read/ write | Description |
| :---: | :---: | :---: | :---: | :---: |
| AR3 | MEM | 0.74 H | R | Bits b15 to b12 of the address register |
| AR2 | MEM | 0.75 H | R/W | Bits b11 to b8 of the address register |
| AR1 | MEM | 0.76 H | R/W | Bits b7 to b4 of the address register |
| AR0 | MEM | 0.77 H | R/W | Bits b3 to b0 of the address register |
| WR | MEM | 0.78 H | R/W | Window register |
| BANK | MEM | 0.79 H | R/W | Bank register |
| IXH | MEM | 0.7 AH | R/W | Index register high |
| MPH | MEM | 0.7 AH | R/W | Data memory row address pointer high |
| MPE | FLG | 0.7 AH .3 | R/W | Memory pointer enable flag |
| IXM | MEM | 0.7 BH | R/W | Index register middle |
| MPL | MEM | 0.7 BH | R/W | Data memory row address pointer low |
| IXL | MEM | 0.7 CH | R/W | Index register low |
| RPH | MEM | 0.7 DH | R/W | General register pointer high |
| RPL | MEM | 0.7 EH | R/W | General register pointer low |
| PSW | MEM | 0.7 FH | R/W | Program status word |
| BCD | FLG | 0.7EH. 0 | R/W | BCD flag |
| CMP | FLG | 0.7FH. 3 | R/W | Compare flag |
| CY | FLG | 0.7FH. 2 | R/W | Carry flag |
| Z | FLG | 0.7FH. 1 | R/W | Zero flag |
| IXE | FLG | 0.7FH. 0 | R/W | Index enable flag |

Fig. 21-1 System Register Configuration


Notes 1. For the $\mu \mathrm{PD} 17134 \mathrm{~A}, \mathrm{~b}_{2}$ of AR2 is fixed at 0 .
2. A bit for which 0 is written is fixed at 0 .

## Data buffer (DBF)

| Symbolic <br> name | Attribute | Value | Read/ <br> write |  |
| :---: | :---: | :---: | :--- | :--- |
| DBF3 | MEM | 0.0 CH | R/W | DBF bits b15 to b12 |
| DBF2 | MEM | 0.0 DH | R/W | DBF bits b11 to b8 |
| DBF1 | MEM | 0.0 EH | R/W | DBF bits b7 to b4 |
| DBF0 | MEM | $0.0 F H$ | R/W | DBF bits b3 to b0 |

## Port register

| Symbolic name | Attribute | Value | Read write | Description |
| :---: | :---: | :---: | :---: | :---: |
| P0A3 | FLG | 0.70H. 3 | R/W | Port 0A bit b3 |
| P0A2 | FLG | 0.70 H .2 | R/W | Port 0A bit b2 |
| POA1 | FLG | 0.70H. 1 | R/W | Port 0A bit b1 |
| POAO | FLG | 0.70 H .0 | R/W | Port 0A bit b0 |
| P0B3 | FLG | 0.71 H .3 | R/W | Port 0B bit b3 |
| P0B2 | FLG | 0.71 H .2 | R/W | Port 0B bit b2 |
| P0B1 | FLG | 0.71 H .1 | R/W | Port 0B bit b1 |
| POBO | FLG | 0.71 H .0 | R/W | Port 0B bit b0 |
| P0C3 | FLG | 0.72H. 3 | R/W | Port 0C bit b3 |
| P0C2 | FLG | 0.72 H .2 | R/W | Port 0C bit b2 |
| P0C1 | FLG | 0.72 H .1 | R/W | Port 0C bit b1 |
| POCO | FLG | 0.72 H .0 | R/W | Port 0C bit b0 |
| P0D3 | FLG | 0.73 H .3 | R/W | Port 0D bit b3 |
| P0D2 | FLG | 0.73 H .2 | R/W | Port 0D bit b2 |
| P0D1 | FLG | 0.73 H .1 | R/W | Port 0D bit b1 |
| PODO | FLG | 0.73 H .0 | R/W | Port 0D bit b0 |
| P1A3 | FLG | 1.70 H .3 | R/W | Port 1A bit b3 |
| P1A2 | FLG | 1.70 H .2 | R/W | Port 1A bit b2 |
| P1A1 | FLG | 1.70H. 1 | R/W | Port 1A bit b1 |
| P1A0 | FLG | 1.70 H .0 | R/W | Port 1A bit b0 |
| P1B0 | FLG | 1.71 H .0 | R | Port 1B bit b0 |

Register file (control register)

| Symbolic name | Attribute | Value | Read/ write | Description |
| :---: | :---: | :---: | :---: | :---: |
| SP | MEM | 0.81 H | R/W | Stack pointer |
| SIOTS | FLG | 0.82H. 3 | R/W | Serial interface start flag |
| SIOHIZ | FLG | 0.82H. 2 | R/W | POD ${ }_{1}$ SO pin function selection flag |
| SIOCK1 | FLG | 0.82H. 1 | R/W | Serial clock selection flag bit 1 |
| SIOCKO | FLG | 0.82H. 0 | R/W | Serial clock selection flag bit 0 |
| WDTRES | FLG | 0.83H.3 | R/W | Watchdog timer reset flag |
| WDTEN | FLG | 0.83H.0 | R/W | Watchdog timer enable flag |
| TM0OSEL | FLG | 0.8BH. 3 | R/W | $\mathrm{POD} / \overline{\text { TM0OUT }}$ pin function selection flag |
| SIOEN | FLG | 0.8BH. 0 | R/W | Serial interface enable flag |
| P0BGPU | FLG | 0.8CH. 1 | R/W | POB group pull-up selection flag (pull-up = 1) |
| POAGPU | FLG | 0.8CH. 0 | R/W | P0A group pull-up selection flag (pull-up = 1) |
| INT | FLG | 0.8FH. 0 | R | INT pin status flag |
| PDRESEN | FLG | 0.90H. 0 | R/W | Power-down reset enable flag |
| TMOEN | FLG | 0.91 H .3 | R/W | Timer 0 enable flag |
| TMORES | FLG | 0.91 H .2 | R/W | Timer 0 reset flag |
| TM0CK1 | FLG | 0.91H. 1 | R/W | Timer 0 count pulse selection flag bit 1 |
| TMOCK0 | FLG | 0.91H. 0 | R/W | Timer 0 count pulse selection flag bit 0 |
| TM1EN | FLG | 0.92H. 3 | R/W | Timer 1 enable flag |
| TM1RES | FLG | 0.92H. 2 | R/W | Timer 1 reset flag |
| TM1CK1 | FLG | 0.92H. 1 | R/W | Timer 1 count pulse selection flag bit 1 |
| TM1CK0 | FLG | 0.92H. 0 | R/W | Timer 1 count pulse selection flag bit 0 |
| BTMISEL | FLG | 0.93H. 3 | R/W | BTM interrupt request clock selection flag |
| BTMRES | FLG | 0.93H. 2 | R/W | BTM reset flag |
| BTMCK1 | FLG | 0.93 H .1 | R/W | BTM count pulse selection flag bit 1 |
| BTMCKO | FLG | 0.93H. 0 | R/W | BTM count pulse selection flag bit 0 |
| P0C3IDI | FLG | 0.9BH. 3 | R/W | P0C3 $^{\text {input port disable flag (ADC3/P0C3 pin function selection) }}$ |
| P0C2IDI | FLG | ------- | R/W | P0C2 input port disable flag (ADC2/P0C2 pin function selection) |
| P0C1IDI | FLG | 0.9BH. 1 | R/W | $\mathrm{POC}_{1}$ input port disable flag (ADC $1 / \mathrm{POC}_{1}$ pin function selection) |
| P0COIDI | FLG | 0.9BH. 0 | R/W | POCo input port disable flag (ADCo/POCo pin function selection) |
| P0CBIO3 | FLG | 0.9CH. 3 | R/W | $\mathrm{POC}_{3}$ input/output selection flag (1 = output port) |
| P0CBIO2 | FLG | -------- | R/W | POC2 input/output selection flag (1 = output port) |
| P0CBIO1 | FLG | 0.9CH. 1 | R/W | POC ${ }_{1}$ input/output selection flag ( $1=$ output port) |
| P0CBIOO | FLG | 0.9CH. 0 | R/W | POCo input/output selection flag ( $1=$ output port) |
| ZCROSS | FLG | 0.9DH. 0 | R/W | Zerocross detector enable flag |
| IEGMD1 | FLG | 0.9FH. 1 | R/W | INT pin edge detection selection flag bit 1 |
| IEGMDO | FLG | 0.9FH. 0 | R/W | INT pin edge detection selection flag bit 0 |
| ADCSTRT | FLG | 0.0AOH. 0 | R/W | A/D converter start flag (always 0 when read) |
| ADCSOFT | FLG | 0.0A1H.3 | R/W | Flag for selecting operating mode of A/D converter ( 1 = single mode) |
| ADCCMP | FLG | 0.0 A 1 H .1 | R/W | A/D converter comparison result flag (valid only in single mode) |
| ADCEND | FLG | 0.0A1H.0 | R/W | A/D converter conversion end flag |

$\mu$ PD17134A, 17136A, 17136A(A)

Register file (control register)

| Symbolic name | Attribute | Value | Read/ write | Description |
| :---: | :---: | :---: | :---: | :---: |
| ADCCH3 | FLG | 0.0A2H. 3 | R/W | Dummy flag |
| ADCCH2 | FLG | 0.0A2H. 2 | R/W | Dummy flag |
| ADCCH1 | FLG | 0.0A2H. 1 | R/W | A/D converter channel selection flag bit 1 |
| ADCCH0 | FLG | 0.0A2H. 0 | R/W | A/D converter channel selection flag bit 0 |
| P0DBIO3 | FLG | 0.0ABH. 3 | R/W | $\mathrm{POD}_{3}$ input/output selection flag (1 = output port) |
| P0DBIO2 | FLG | 0.0ABH. 2 | R/W | POD2 input/output selection flag (1 = output port) |
| P0DBIO1 | FLG | 0.0ABH. 1 | R/W | POD 1 input/output selection flag ( 1 = output port) |
| PODBIOO | FLG | 0.0ABH. 0 | R/W | POD input/output selection flag ( 1 = output port) |
| P1AGIO | FLG | 0.0ACH. 2 | R/W | P1A group input/output selection flag ( $1=$ all P1As are output ports.) |
| POBGIO | FLG | 0.0ACH. 1 | R/W | POB group input/output selection flag ( $1=$ all P0Bs are output ports.) |
| POAGIO | FLG | 0.0ACH. 0 | R/W | POA group input/output selection flag ( $1=$ all P0As are output ports.) |
| IPSIO | FLG | 0.0AEH. 0 | R/W | Serial interface interrupt enable flag |
| IPBTM | FLG | 0.0AFH. 3 | R/W | BTM interrupt enable flag |
| IPTM1 | FLG | 0.0AFH. 2 | R/W | Timer 1 interrupt enable flag |
| IPTM0 | FLG | 0.0AFH. 1 | R/W | Timer 0 interrupt enable flag |
| IP | FLG | 0.0AFH. 0 | R/W | INT pin interrupt enable flag |
| IRQSIO | FLG | 0.0BBH. 0 | R/W | Serial interface interrupt request flag |
| IRQBTM | FLG | 0.0BCH. 0 | R/W | BTM interrupt request flag |
| IRQTM1 | FLG | 0.0BDH. 0 | R/W | Timer 1 interrupt request flag |
| IRQTM0 | FLG | 0.0BEH. 0 | R/W | Timer 0 interrupt request flag |
| IRQ | FLG | 0.0BFH.0 | R/W | INT pin interrupt request flag |

## Peripheral hardware register

| Symbolic <br> name | Attribute | Value | Read/ <br> write |  |
| :--- | :---: | :---: | :---: | :--- |
| SIOSFR | DAT | 01 H | R/W | Peripheral address of the shift register |
| TM0M | DAT | 02 H | W | Peripheral address of the timer 0 modulo register |
| TM1M | DAT | 03 H | W | Peripheral address of the timer 1 modulo register |
| ADCR | DAT | 04 H | R/W | Peripheral address of A/D converter data register |
| TM0TM1C | DAT | 45 H | R | Peripheral address of timer 0 timer 1 count register |
| AR | DAT | 40 H | R/W | Peripheral address of the address register for GET, PUT, PUSH, CALL, <br> BR, MOVT, and INC instructions |

## Others

| Symbolic <br> name | Attribute | Value |  |
| :--- | :---: | :---: | :--- |
| DBF | DAT | OFH | Fixed operand value for a GET/PUT/MOVT instruction |
| IX | DAT | 01 H | Fixed operand value for an INC instruction |

[MEMO]

Fig. 21-2 Control Register Configuration (1/2)


Remark The address enclosed in parentheses apply when the AS17K assembler is used.
The names of all the flags in the control registers are assembler reserved words saved in the device file. Using these reserved words is useful in programming.

Fig. 21-2 Control Register Configuration (2/2)


Note The INT flag depends on the status of the INT pin.

## 22. ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions |  | Rated value | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | VDD |  |  | -0.3 to +7.0 | V |
| Analog supply voltage | $V_{\text {AdC }}$ | $\mathrm{V}_{\text {ADC }}=\mathrm{V}_{\text {dD }} \pm 0.3 \mathrm{~V}$ |  | -0.3 to +7.0 | V |
| Input voltage | V I | P0A, P0B, P0C, P1B, INT, RESET |  | -0.3 to VDD +0.3 | V |
|  |  | P0D, P1A | When a pull-up resistor is incorporated | -0.3 to VDD +0.3 | V |
|  |  |  | When a pull-up resistor is not incorporated | -0.3 to +11.0 |  |
| Output voltage | Vo | POA, POB, POC |  | -0.3 to VDD +0.3 | V |
|  |  | P0D, P1A | When a pull-up resistor is incorporated | -0.3 to VDD +0.3 | V |
|  |  |  | When a pull-up resistor is not incorporated | -0.3 to +11.0 |  |
| High-level output current | Іон | Each of P0A, P0B, and P0C |  | -15 | mA |
|  |  | Total of all pins |  | -30 | mA |
| Low-level output current | los | Each of POA, POB, and POC |  | 15 | mA |
|  |  | Each of P0D and P1A |  | 30 | mA |
|  |  | Total of all pins |  | 100 | mA |
| Operating ambient temperature | TA |  |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ |  |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Allowable dissipation | Pd | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ | 28-pin plastic shrink DIP | 140 | mW |
|  |  |  | 28-pin plastic SOP | 85 |  |

Caution Absolute maximum ratings are rated values beyond which some physical damages may be caused to the product; if any of the parameters in the table above exceeds its rated value even for a moment, the quality of the product may deteriorate. Be sure to use the product within the rated values.

RECOMMENDED POWER VOLTAGE RANGE ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Conditions | Min. | Typ. | Max. |
| :--- | :--- | :---: | :---: | :---: |
| Unit |  |  |  |  |
| CPUNote |  | 2.7 |  | 5.5 |
| A/D converter | Absolute accuracy: $\pm 1.5$ LSB or less | 4.5 |  | 5.5 |
| Zerocross detection circuit | Zerocross accuracy: Azx $=120 \mathrm{mV}$ or less | 4.5 |  | 5.5 |
| Power-on/power-down reset <br> circuit | Rising time of the power voltage (from 0 to 2.7 V$):$ <br> 8192 tcy or less | 4.5 | V |  |

Note Excluding the A/D converter, zerocross detector, and power-on/power-down reset circuit

Remark tcy $=16 / \mathrm{fcc}$ (fcc: frequency of system clock oscillator)

DC CHARACTERISTICS ( $\mathrm{V} D \mathrm{D}=2.7$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High-level input voltage | $\mathrm{V}_{\mathbf{H} 1}$ | P0A, P0B, P0C, P1B |  | 0.7Vdo |  | Vdo | V |
|  | $\mathrm{V}_{\mathbf{H} 2}$ | P0D, P1A | Note 1 | 0.7 V DD |  | VDD | V |
|  |  |  | Note 2 |  |  | 9 |  |
|  | $\mathrm{V}_{\mathbf{H}}$ | $\overline{\mathrm{RESET}}$, $\overline{\text { SCK, }}$, SI, INT |  | 0.8Vdo |  | VdD | V |
| Low-level input voltage | VIL1 | P0A, P0B, P0C, P1B |  | 0 |  | 0.3 VDD | V |
|  | VIL2 | P0D, P1A, $\overline{R E S E T}, \overline{\text { SCK, SI, INT }}$ |  | 0 |  | 0.2 Vdo | V |
| High-level output voltage | Vон | POA, POB, POC | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=4.5 \text { to } 5.5 \mathrm{~V} \\ & \mathrm{IOH}^{2}=-1.0 \mathrm{~mA} \end{aligned}$ | VDD - 0.3 |  |  | V |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=2.7 \text { to } 4.5 \mathrm{~V} \\ & \mathrm{I} \mathrm{OH}=-0.5 \mathrm{~mA} \end{aligned}$ | Vdo - 0.3 |  |  | V |
| Low-level output voltage | Vol1 | $\begin{aligned} & \text { POA, POB, POC, } \\ & \text { POD, P1A } \end{aligned}$ | $\begin{aligned} & V_{D D}=4.5 \text { to } 5.5 \mathrm{~V} \\ & \mathrm{IoL}=1.0 \mathrm{~mA} \end{aligned}$ |  |  | 0.3 | V |
|  |  |  | $\begin{aligned} & \mathrm{VDD}=2.7 \text { to } 4.5 \mathrm{~V} \\ & \mathrm{IoL}=0.5 \mathrm{~mA} \end{aligned}$ |  |  | 0.3 | V |
|  | Vot2 | $\begin{aligned} & \mathrm{POD}, \mathrm{P} 1 \mathrm{~A} \\ & \mathrm{loL}=15 \mathrm{~mA} \end{aligned}$ | $V_{\text {DD }}=4.5$ to 5.5 V |  |  | 1.0 | V |
|  |  |  | $\mathrm{V} D=2.7$ to 4.5 V |  |  | 2.0 | V |
| High-level input leakage current | ІІня | P0A, P0B, P0C, P0D, P1A, P1B$V_{I N}=V_{D D}$ |  |  |  | 3 | $\mu \mathrm{A}$ |
|  | 1ııн2 | P0D, P1A, Vin $=9$ VNote 2 |  |  |  | 10 | $\mu \mathrm{A}$ |
| Low-level input leakage current | ILIL | P0A, P0B, P0C, P0D, P1A, P1B$\mathrm{V} \mathbb{N}=0 \mathrm{~V}$ |  |  |  | -5 | $\mu \mathrm{A}$ |
| High-level output leakage current | ILoh1 | P0A, P0B, P0C, P0D, P1A$\text { Vout }=\mathrm{V}_{\mathrm{DD}}$ |  |  |  | 3 | $\mu \mathrm{A}$ |
|  | ILoн2 | P0D, P1A, Vout = 9 VNote 2 |  |  |  | 10 | $\mu \mathrm{A}$ |
| Low-level output leakage current | ILoL | $\begin{aligned} & \text { P0A, P0B, P0C, P0D, P1A } \\ & \text { Vout }=0 \mathrm{~V} \end{aligned}$ |  |  |  | -5 | $\mu \mathrm{A}$ |
| Built-in pull-up resistor | Rpulı | P0A, P0B, P0D, P1A, P1B, $\overline{\text { RESET }}$ |  | 50 | 100 | 200 | k $\Omega$ |

Notes 1. When a pull-up resistor is incorporated
2. When a pull-up resistor is not incorporated

DC CHARACTERISTICS ( $\mathrm{VDD}=2.7$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ )
(2/2)

| Parameter | Symbol | Conditions |  |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power supply currentNote | lod 1 | Operation mode | $\mathrm{fcc}=2.0 \mathrm{MHz}$ | $V_{D D}=5 \mathrm{~V} \pm 10 \%$ |  | 0.8 | 2.0 | mA |
|  |  |  |  | $V_{D D}=3 \mathrm{~V} \pm 10 \%$ |  | 0.5 | 1.5 | mA |
|  |  |  | $\mathrm{fcc}=1.0 \mathrm{MHz}$ | $V_{D D}=5 \mathrm{~V} \pm 10 \%$ |  | 0.4 | 1.0 | mA |
|  |  |  |  | $V_{\text {DD }}=3 \mathrm{~V} \pm 10 \%$ |  | 0.25 | 0.75 | mA |
|  |  |  | $\mathrm{fcc}=500 \mathrm{kHz}$ | $V_{\text {DD }}=5 \mathrm{~V} \pm 10 \%$ |  | 250 | 500 | $\mu \mathrm{A}$ |
|  |  |  |  | $V_{\text {DD }}=3 \mathrm{~V} \pm 10 \%$ |  | 125 | 375 | $\mu \mathrm{A}$ |
|  | Ido 2 | $\begin{aligned} & \text { HALT } \\ & \text { mode } \end{aligned}$ | $\mathrm{fcc}=2.0 \mathrm{MHz}$ | $V_{\text {dD }}=5 \mathrm{~V} \pm 10 \%$ |  | 0.6 | 1.5 | mA |
|  |  |  |  | VDD $=3 \mathrm{~V} \pm 10 \%$ |  | 0.3 | 1.0 | mA |
|  |  |  | $\mathrm{fcc}=1.0 \mathrm{MHz}$ | $V_{\text {DD }}=5 \mathrm{~V} \pm 10 \%$ |  | 0.3 | 0.8 | mA |
|  |  |  |  | VDD $=3 \mathrm{~V} \pm 10$ \% |  | 0.15 | 0.5 | mA |
|  |  |  | fcc $=500 \mathrm{kHz}$ | VDD $=5 \mathrm{~V} \pm 10 \%$ |  | 150 | 300 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \%$ |  | 100 | 200 | $\mu \mathrm{A}$ |
|  | IdD3 | STOP mode | $\mathrm{V} \mathrm{DD}=5 \mathrm{~V} \pm 10$ \% |  |  | 3.0 | 10 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10$ \% |  |  | 2.0 | 10 | $\mu \mathrm{A}$ |

Note This current excludes the current which flows when the A/D converter or zerocross detector is not in use, and the current which flows through built-in pull-up resistors.

AC CHARACTERISTICS ( $\mathrm{VDD}=2.7$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CPU clock cycle time (instruction execution time) | tor |  | 6.6 |  | 41 | $\mu \mathrm{s}$ |
| INT high/low level width (external interrupt input) | tinth, <br> tintL | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V | 10 |  |  | $\mu \mathrm{s}$ |
|  |  |  | 50 |  |  | $\mu \mathrm{s}$ |
| $\overline{\text { RESET }}$ low level width | trsi | $V_{D D}=4.5$ to 5.5 V | 10 |  |  | $\mu \mathrm{s}$ |
|  |  |  | 50 |  |  | $\mu \mathrm{s}$ |

Remark tcy $=16 / \mathrm{fcc}$ (fcc: frequency of system clock oscillator)

## Interrupt input timing


$\overline{\text { RESET }}$ input timing


SERIAL TRANSFER OPERATION (VDD $=2.7$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions |  |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SCK }}$ cycle time | tkcy | $\begin{aligned} & \text { 플 } \\ & \text { 응 } \end{aligned}$ | $V_{\text {DD }}=4.5$ to 5.5 V |  | 2.0 |  |  | $\mu \mathrm{s}$ |
|  |  |  |  |  | 10 |  |  | $\mu \mathrm{s}$ |
|  |  | $\begin{aligned} & \stackrel{7}{2} \\ & \frac{2}{3} \\ & 0 \end{aligned}$ | $R \mathrm{~L}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ <br> Built-in pull-up resistor, $C L=100 \mathrm{pF}$ | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V | 8.0 |  |  | $\mu \mathrm{s}$ |
|  |  |  |  |  | 16 |  |  | $\mu \mathrm{s}$ |
|  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V | 150 |  |  | $\mu \mathrm{s}$ |
|  |  |  |  |  | 300 |  |  | $\mu \mathrm{s}$ |
| SCK high/low level width | $\mathrm{t}_{\mathrm{k}} \mathrm{H},$tKL | $\begin{aligned} & \stackrel{ড}{2} \\ & \stackrel{2}{ } \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V |  | 1.0 |  |  | $\mu \mathrm{s}$ |
|  |  |  |  |  | 5.0 |  |  | $\mu \mathrm{s}$ |
|  |  | $\begin{aligned} & \text { ت } \\ & \frac{2}{3} \\ & 0 \end{aligned}$ | $R \mathrm{~L}=1 \mathrm{k} \Omega, \mathrm{CL}=100 \mathrm{pF}$ | $V_{D D}=4.5$ to 5.5 V | tkcy/2-0.6 |  |  | $\mu \mathrm{s}$ |
|  |  |  |  |  | tkcy/2-1.2 |  |  | $\mu \mathrm{s}$ |
|  |  |  | Built-in pull-up resistor, $C L=100 \mathrm{pF}$ | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V | tkcy/2-70 |  |  | $\mu \mathrm{s}$ |
|  |  |  |  |  | tkcy/2-140 |  |  | $\mu \mathrm{s}$ |
| SI setup time (with respect to $\overline{\mathrm{SCK}} \uparrow$ ) | tsik |  |  |  | 100 |  |  | ns |
| SI hold time (with respect to $\overline{\mathrm{SCK}} \uparrow$ ) | tksı |  |  |  | 100 |  |  | ns |
| Delay from $\overline{\mathrm{SCK}} \downarrow$ to SO | tkso | $R \mathrm{~L}=1 \mathrm{k} \Omega, \mathrm{CL}=100 \mathrm{pF}$ |  | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V |  |  | 0.8 | $\mu \mathrm{s}$ |
|  |  |  |  |  |  |  | 1.4 | $\mu \mathrm{s}$ |
|  |  | Built-in pull-up resistor, $C L=100 \mathrm{pF}$ |  | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V |  |  | 70 | $\mu \mathrm{s}$ |
|  |  |  |  |  |  |  | 140 | $\mu \mathrm{s}$ |

Remark RL: a resistive load for the output line
CL: a capacitive load for the output line


## Serial transfer timing



ZEROCROSS DETECTOR CHARACTERISTICS (VDD $=4.5$ to 5.5 V , $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions | Min. | Typ. | Max. |
| :--- | :---: | :--- | :---: | :---: | :---: |
| Zerocross detection input <br> level | Vzx | AC input, coupling capacity of $1 \mu \mathrm{~F}$ | 1.0 |  | 3.0 |
| Zerocross detection input <br> frequency | fzx |  | 40 | 50 or 60 | 1000 |
| Zerocross accuracy | Azx | 50 Hz or 60 Hz | Hz |  |  |
| Zerocross detector current | Izx | There is no AC input. |  | 40 | 120 |



Caution The zerocross detection signal delays behind the AC input signal at the rising and falling edges indicated by Azx in the above figure. Actually, however, it may advance. The zerocross detection point does not change in a uniform manner.

A/D CONVERTER CHARACTERISTICS ( $\mathrm{V} D \mathrm{D}=4.5$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{ADC}}=\mathrm{V}_{\mathrm{DD}} \pm 0.5 \%$ )

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Resolution |  |  | 8 | 8 | 8 | bit |
| Absolute accuracyNote 1 |  | $V_{\text {ADC }}=V_{D D}$ |  |  | $\pm 1.5$ | LSB |
| ADC circuit current | IADC |  |  | 1.5 | 2.0 | mA |
| Conversion timeNote 2 | tconv |  |  |  | 25 tcy | $\mu \mathrm{s}$ |

Notes 1. Absolute accuracy excluding quantization error ( $\pm 1 / 2$ LSB)
2. Time from conversion start instruction execution (not including conversion start instruction execution time itself) to ADCEND $=1(200 \mu \mathrm{~s}$ at $\mathrm{fcc}=2 \mathrm{MHz})$

Remark tcy $=16 / \mathrm{fcc}$ (fcc: frequency of system clock oscillator)
CHARACTERISTICS OF THE POWER-ON/POWER-DOWN RESET CIRCUITS ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power voltage rise time when power-on reset is valid | tPor | $V_{D D}=0 \rightarrow 2.7 \mathrm{~V}$ <br> The power voltage (VDD) must change from ground level to 2.7 V . |  |  | 8192tcy | $\mu \mathrm{S}$ |
| Voltage for power-down reset circuit | VPDR | When PDRESEN = 1 |  | 3.5 | 4.5 | V |

Remark tcy $=16 / \mathrm{fcc}$ (fcc: frequency of system clock oscillator)
$\mu$ PD17134A, 17136A, 17136A(A)

SYSTEM CLOCK OSCILLATOR CHARACTERISTICS (TA $=-40$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| System clock oscillation frequency | $f \mathrm{cc}$ | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V , Rosc $=9.1 \mathrm{ky}$ | 1.6 | 2 | 2.4 | MHz |
|  |  | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V , Rosc $=22 \mathrm{ky}$ | 0.8 | 1 | 1.2 | MHz |
|  |  | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 5.5 V , Rosc $=22 \mathrm{ky}$ | 0.6 | 1 | 1.2 | MHz |
|  |  | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 3.3 V , Rosc $=47 \mathrm{ky}$ | 400 | 500 | 600 | kHz |

Caution The tolerance of a resistance is not considered in the conditions.

23. CHARACTERISTIC CURVES (FOR REFERENCE)

lol vs Vol (P0A, P0B, P0C, P1B)


Caution Absolute maximum rating of output current is 15 mA per pin.


Caution Absolute maximum rating of output current is 30 mA per pin.


Caution Absolute maximum rating of output current is $\mathbf{- 1 5} \mathrm{mA}$ per pin.

## 24. PACKAGE DRAWINGS

PACKAGE DRAWINGS OF MASS-PRODUCED PRODUCTS (1/2)

## 28 PIN PLASTIC SHRINK DIP (400 mil)



## NOTES

1) Each lead centerline is located within 0.17 mm ( 0.007 inch) of its true position (T.P.) at maximum material condition.
2) Item " $K$ " to center of leads when formed parallel.

| ITEM | MILLIMETERS | INCHES |
| :---: | :---: | :---: |
| A | 28.46 MAX. | 1.121 MAX. |
| B | 2.67 MAX. | 0.106 MAX. |
| C | 1.778 (T.P.) | 0.070 (T.P.) |
| D | $0.50 \pm 0.10$ | $0.020_{-0.005}^{+0.004}$ |
| F | 0.85 MIN . | 0.033 MIN . |
| G | $3.2 \pm 0.3$ | $0.126 \pm 0.012$ |
| H | 0.51 MIN . | 0.020 MIN . |
| 1 | 4.31 MAX. | 0.170 MAX. |
| $J$ | 5.08 MAX. | 0.200 MAX. |
| K | 10.16 (T.P.) | 0.400 (T.P.) |
| L | 8.6 | 0.339 |
| M | $0.25{ }_{-0.10}^{+0.10}$ | $0.010_{-0.003}^{+0.004}$ |
| N | 0.17 | 0.007 |
| R | $0{ }^{1} 15^{\circ}$ | $0{ }^{1} 15^{\circ}$ |
|  |  | S28C-70-400B-1 |

Caution The ES is different from the corresponding mass-produced products in shape and material. See "ES PACKAGE DRAWINGS (1/2)."

## 28 PIN PLASTIC SOP (375 mil)


detail of lead end


## NOTE

Each lead centerline is located within 0.12 mm ( 0.005 inch ) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
| :---: | :--- | :--- |
| A | 18.07 MAX. | 0.712 MAX. |
| B | 0.78 MAX. | 0.031 MAX. |
| C | 1.27 (T.P.) | 0.050 (T.P.) |
| D | $0.40_{-0.05}^{+0.10}$ | $0.016_{-0.003}^{+0.004}$ |
| E | $0.1 \pm 0.1$ | $0.004 \pm 0.004$ |
| F | 2.9 MAX. | 0.115 MAX. |
| G | 2.50 | 0.098 |
| H | $10.3 \pm 0.3$ | $0.406_{-0.013}^{+0.012}$ |
| I | 7.2 | 0.283 |
| J | 1.6 | 0.063 |
| K | $0.15_{-0.05}^{+0.10}$ | $0.006_{-0.002}^{+0.004}$ |
| L | $0.8 \pm 0.2$ | $0.031_{-0.008}^{+0.009}$ |
| M | 0.12 | 0.005 |
| N | 0.15 | 0.006 |
| P | $3^{\circ}{ }_{-3^{\circ}}$ | $3^{\circ}+7^{\circ}$ |

P28GM-50-375B-3

Caution The ES is different from the corresponding mass-produced products in shape and material. See "ES PACKAGE DRAWINGS (2/2)."

## 28 PIN CERAMIC SHRINK DIP (400mil) (FOR ES)



## NOTES

1) Each lead centerline is located within 0.25 mm ( 0.01 inch) of its true position (T.P.) at maximum material condition.
2) Item " $K$ " to center of leads when formed parallel.

| ITEM | MILLIMETERS | INCHES |
| :---: | :--- | :--- |
| A | 28.0 MAX.$$ | 1.103 MAX. |
| B | 5.1 MAX. | 0.201 MAX. |
| C | 1.778 (T.P.) | 0.070 (T.P.) |
| D | $0.46 \pm 0.05$ | $0.018 \pm 0.002$ |
| F | 0.8 MIN. | 0.031 MIN. |
| G | $3.0 \pm 1.0$ | $0.118 \pm 0.04$ |
| H | 1.0 MIN. | 0.039 MIN. |
| I | 2.7 | 0.106 |
| J | 4.3 MAX. | 0.170 MAX. |
| K | 10.16 (T.P.) | 0.400 (T.P.) |
| L | 9.84 | 0.387 |
| M | $0.25 \pm 0.05$ | $0.010_{-0.003}^{+0.002}$ |
| N | 0.25 | 0.010 |
| R | $0 \sim 15^{\circ}$ | $0 \sim 15^{\circ}$ |
|  |  | P28D-70-400B-1 |

ES PACKAGE DRAWINGS (2/2)

## 28 PIN CERAMIC SOP (FOR ES)



NOTE
The length of leads are not to be specified because the lead cutting process are not controlled.

| ITEM | MILLIMETERS | INCHES |
| :---: | :--- | :--- |
| A | 13.0 MAX. | 0.512 MAX. |
| C | 1.27 (T.P.) | 0.05 (T.P.) |
| D | 0.4 | 0.016 |
| G | 3.0 MAX. | 0.119 MAX. |
| I | 8.0 | 0.315 |
| J | 12.7 | 0.5 |
| K | 0.13 | 0.005 |
| X | 0.9 | 0.035 |
| Y | 0.8 | 0.031 |
| Z | 1.0 | 0.039 |
|  |  |  |

X28B-50B-1
25. $\mu$ PD17134A SUB-SERIES PRODUCTS LIST

| Item <br> Product | $\mu \mathrm{PD} 17134 \mathrm{~A}$ | $\mu \mathrm{PD} 17136 \mathrm{~A}$ | $\mu \mathrm{PD} 17 \mathrm{P} 136 \mathrm{~A}$ | $\mu \mathrm{PD} 17135 \mathrm{~A}$ | $\mu$ PD17137A | $\mu \mathrm{PD} 17 \mathrm{P} 137 \mathrm{~A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ROM capacity | Masked ROM |  | One-time PROM | Masked ROM |  | One-time PROM |
|  | 2 K bytes ( $1024 \times 16$ bits) | 4 K bytes <br> (2048 $\times 16$ bits) |  | 2 K bytes (1024×16 bits) | 4 K bytes (2048 $\times 16$ bits) |  |
| RAM capacity | $112 \times 4$ bits |  |  |  |  |  |
| Number of I/O ports | 22 (Input/output pins: 20, Input pins: 1, Sensor input pins (INT pins): 1) |  |  |  |  |  |
| External interrupt | 1 (with sensor input) |  |  |  |  |  |
| Analog input | 8-bit A/D converter (4 channels) <br> (Can be used in an application circuit where $V_{D D}$ is 4.5 to 5.5 V ) |  |  |  |  |  |
| Timer | 3 channels |  |  |  |  |  |
| Serial interface | 1 channel |  |  |  |  |  |
| Stack | Five address stacks and three interrupt stacks |  |  |  |  |  |
| Power-on/power-down reset circuit | Built-in <br> (Can be used in an application circuit where Vod is $5 \mathrm{~V} \pm 10 \%$ ) |  |  | Built-in <br> (Can be used in an application circuit where $V_{d o}$ is $5 \mathrm{~V} \pm 10 \%$ and fx is 400 kHz to 4 MHz ) |  |  |
| System clock | RC oscillation |  |  | Ceramic oscillation |  |  |
| Instruction execution time | $8 \mu \mathrm{~s}($ at fcc $=2 \mathrm{MHz})$ |  |  | $2 \mu \mathrm{~s}$ (at $\mathrm{fx}=8 \mathrm{MHz}$ ) |  |  |
| Standby function | HALT, STOP |  |  |  |  |  |
| Supply voltage | $V_{D D}=2.7$ to 5.5 V |  |  | - $\mathrm{V}_{\mathrm{DD}}=2.7$ to 5.5 V (at $\mathrm{fx}=400 \mathrm{kHz}$ to 4 MHz ) <br> - $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V (at $\mathrm{fx}=400 \mathrm{kHz}$ to 8 MHz ) |  |  |
| Package | - 28-pin plastic shrink DIP (400 mil) <br> - 28-pin plastic SOP (375 mil) |  |  |  |  |  |
| One-time PROM | $\mu \mathrm{PD} 17 \mathrm{P} 136 \mathrm{~A}$ |  | - | $\mu \mathrm{PD} 17 \mathrm{P} 137 \mathrm{~A}$ |  | - |

I/O: Input/output

## 26. RECOMMENDED SOLDERING CONDITIONS

The following conditions (see table below) must be met when soldering the $\mu \mathrm{PD} 17134 \mathrm{~A}, \mu \mathrm{PD} 17136 \mathrm{~A}$, and $\mu \mathrm{PD} 17136 \mathrm{~A}(\mathrm{~A})$.

For the details of the recommended soldering conditions refer to our document SMD Surface Mount Technology Manual (IEI-616).

Please consult with our sales offices in case other soldering process is used, or in case soldering is done under different conditions.

Table 26-1 Soldering Conditions for Surface-Mount Devices
$\mu$ PD17134AGT- $\times \times \times \quad$ : 28-pin plastic SOP ( 375 mil )
$\mu$ PD17136AGT- $x \times x$ : 28-pin plastic SOP ( 375 mil )
$\mu$ PD17136AGT(A)-××x: 28-pin plastic SOP (375 mil)

\left.| Soldering process |  | Soldering conditions |
| :--- | :--- | :--- |$\right]$ Symbol | Infrared ray reflow | Peak package's surface temperature: $230^{\circ} \mathrm{C}$ <br> Reflow time: 30 seconds or less (at $210^{\circ} \mathrm{C}$ or more) <br> Number of reflow processes: 1 |
| :--- | :--- |
| VPS | Peak package's surface temperature: $215^{\circ} \mathrm{C}$ <br> Reflow time: 40 seconds or less (at $200^{\circ} \mathrm{C}$ or more) <br> Number of reflow processes: 1 |
| Wave soldering | Temperature in the soldering vessel: $260^{\circ} \mathrm{C}$ or less <br> Soldering time: 10 seconds or less <br> Number of soldering process: 1 <br> Preheating temperature: $120^{\circ} \mathrm{C}$ max. (measured on the package <br> surface) |
| Partial heating method | Terminal temperature: $300{ }^{\circ} \mathrm{C}$ or less <br> Heat time: 3 seconds or less (for each side of device) |

Caution Do not apply more than a single process at once, except for "Partial heating method."

Table 26-2 Soldering Conditions for Inserted Devices
$\mu$ PD17134ACT- $\times \times \times \quad: 28$-pin plastic shrink DIP ( 400 mil )
$\mu$ PD17136ACT- $x \times x \quad: \quad 28$-pin plastic shrink DIP ( 400 mil )
$\mu$ PD17136ACT(A)-××x : 28-pin plastic shrink DIP ( 400 mil )

| Soldering process | Soldering conditions |
| :--- | :--- |
| Wave soldering (only for pins) | Temperature in the soldering vessel: $260^{\circ} \mathrm{C}$ or less <br> Soldering time: 10 seconds or less |
| Partial heating method | Terminal temperature: $300^{\circ} \mathrm{C}$ or less <br> Heat time: 3 seconds or less (for each terminal) |

Caution In wave soldering, apply solder only to the pins. Care must be taken that jet solder does not contact the main body of the package.

## APPENDIX DEVELOPMENT TOOLS

The following support tools are available for developing programs for the $\mu \mathrm{PD} 17134 \mathrm{~A}$ and $\mu \mathrm{PD} 17136 \mathrm{~A}$.

## Hardware

| Name | Description |
| :--- | :--- |
| $\left.\begin{array}{l}\text { In-circuit emulator } \\ \text { IE-17K } \\ \text { IE-17K-ETNote 1 } \\ \text { EMU-17KNote 2 }\end{array}\right]$ | The IE-17K, IE-17K-ET, and EMU-17K are in-circuit emulators applicable to the 17K series. <br> The IE-17K and IE-17K-ET are connected to the PC-9800 series (host machine) or IBM PC/ <br> ATTM through the RS-232-C interface. The EMU-17K is inserted into the extension slot of <br> the PC-9800 series (host machine). <br> Use the system evaluation board (SE board) corresponding to each product together with <br> one of these in-circuit emulators. SIMPLEHOST®, a man machine interface, implements an <br> advanced debug environment. <br> The EMU-17K also enables user to check the contents of the data memory in real time. |
| SE board <br> (SE-17134) | The SE-17134 is an SE board for the $\mu$ PD17134A, $\mu$ PD17135A, $\mu$ PD17136A, and <br> $\mu$ PD17137A. It is used solely for evaluating the system. It is also used for debugging in <br> combination with the in-circuit emulator. |
| Emulation probe <br> (EP-17K28CT) | The EP-17K28CT is an emulation probe for the 17K series 28-pin shrink DIP (400 mil). |
| Emulation probe <br> (EP-17K28GT) | The EP-17K28GT is an emulation probe for the 17K series 28-pin SOP (375 mil). Use this <br> probe together with the conversion adapter EV-9500GT-28Note 3, to check the target system <br> with the corresponding SE board. |
| Conversion adapter <br> (EV-9500GT-28Note 3) | The EV-9500GT-28 is a conversion adapter for the 28-pin SOP (375 mil). Use this conver- <br> sion adapter to connect the emulation probe, EP-17K28GT, to the target system. |
| PROM Programmer <br> $\left[\begin{array}{l}\text { AF-9703Note 4 } \\ \text { AF-9704Note 4 } \\ \text { AF-9705Note 4 } \\ \text { AF-9706Note 4 }\end{array}\right]$ | The AF-9703, AF-9704, AF-9705, and AF-9706 are PROM writers for the $\mu$ PD17P136A and <br> $\mu$ PD17P137A. Use one of these PROM writers with the program adapter, AF-9808F, to <br> program the $\mu$ PD17P136A and $\mu$ PD17P137A. |
| Programmer adapter <br> (AF-9808FNote 4) | The AF-9808F is a socket unit for the $\mu$ PD17P136A and $\mu$ PD17P137A. It is used with the <br> AF-9703, AF-9704, AF-9705, or AF-9706. |

Notes 1. Low-end model, operating on an external power supply
2. The EMU-17K is a product of IC Co., Ltd. Contact IC Co., Ltd. (Tokyo, 03-3447-3793) for details.
3. An EP-17K28GT is supplied together with two EV-9500GT-28s. A set of five EV-9500GT-28s is also available.
4. The AF-9703, AF-9704, AF-9705, AF-9706, and AF-9808F are products of Ando Electric Co., Ltd. Contact Ando Electric Co., Ltd. (Tokyo, 03-3733-1151) for details.

## Software

| Name | Description | Host machine | OS |  | Distribution media | Part number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 17K series assembler (AS17K) | AS17K is an assembler applicable to the 17 K series. <br> In developing $\mu$ PD17134A, or $\mu \mathrm{PD} 17136 \mathrm{~A}$ program, AS17K is used in combination with a device file (AS17134A, or AS17136A). | PC-9800 <br> series | MS-DOSTM |  | 5.25-inch, 2HD | $\mu$ S5A10AS17K |
|  |  |  |  |  | 3.5-inch, 2HD | $\mu \mathrm{S5A13AS17K}$ |
|  |  | IBM PC/AT | PC DOSTM |  | 5.25-inch, 2HC | $\mu$ S7B10AS17K |
|  |  |  |  |  | 3.5-inch, 2HC | $\mu$ S7B13AS17K |
| Device file (AS17134A, AS17136A) | AS17134A and AS17136A are device files for the $\mu$ PD17134A, $\mu$ PD17136A, and $\mu$ PD17P136A. <br> They are used together with the assembler (AS17K) which is applicable to the 17 K series. | PC-9800 <br> series | MS-DOS |  | 5.25-inch, 2HD | $\mu$ S5A10AS17134Note |
|  |  |  |  |  | 3.5-inch, 2HD | $\mu$ S5A13AS17134Note |
|  |  | IBM <br> PC/AT | PC DOS |  | 5.25-inch, 2HC | $\mu$ S7B10AS17134Note |
|  |  |  |  |  | 3.5-inch, 2HC | $\mu$ S7B13AS17134Note |
| Support software (SIMPLEHOST) | SIMPLEHOST, running on the Windows ${ }^{\text {TM }}$, provides man-machine-interface in developing programs by using a personal computer and the in-circuit emulator. | PC-9800 <br> series | MS-DOS | Windows | 5.25-inch, 2HD | $\mu$ S5A10IE17K |
|  |  |  |  |  | 3.5-inch, 2HD | $\mu$ S5A13IE17K |
|  |  | IBM PC/AT | PC DOS |  | 5.25-inch, 2HC | $\mu$ S7B10IE17K |
|  |  |  |  |  | 3.5-inch, 2HC | $\mu$ S7B13IE17K |

Note $\mu S_{X X X X A S 17134}$ contains AS17134A, AS17135A, AS17136A, and AS17137A.
Remark The following table lists the versions of the operating systems described in the above table.

| OS | Versions |
| :---: | :---: |
| MS-DOS | Ver. 3.30 to Ver. 5.00ANote |
| PC DOS | Ver. 3.1 to Ver. 5.0Note |
| Windows | Ver. 3.0 to Ver. 3.1 |

Note MS-DOS versions 5.00 and 5.00 A and PC DOS Ver. 5.0 are provided with a task swap function. This function, however, cannot be used in these software packages.
$\mu$ PD17134A, 17136A, 17136A(A)
[MEMO]

## Cautions on CMOS Devices

## Countermeasures against static electricity for all MOSs

Caution When handling MOS devices, take care so that they are not electrostatically charged. Strong static electricity may cause dielectric breakdown in gates. When transporting or storing MOS devices, use conductive trays, magazine cases, shock absorbers, or metal cases that NEC uses for packaging and shipping. Be sure to ground MOS devices during assembling. Do not allow MOS devices to stand on plastic plates or do not touch pins.
Also handle boards on which MOS devices are mounted in the same way.

## CMOS-specific handling of unused input pins

## Caution Hold CMOS devices at a fixed input level.

Unlike bipolar or NMOS devices, if a CMOS device is operated with no input, an intermediatelevel input may be caused by noise. This allows current to flow in the CMOS device, resulting in a malfunction. Use a pull-up or pull-down resistor to hold a fixed input level. Since unused pins may function as output pins at unexpected times, each unused pin should be separately connected to the Vdd or GND pin through a resistor.
If handling of unused pins is documented, follow the instructions in the document.

## Statuses of all MOS devices at initialization

Caution The initial status of a MOS device is unpredictable when power is turned on.
Since characteristics of a MOS device are determined by the amount of ions implanted in molecules, the initial status cannot be determined in the manufacture process. NEC has no responsibility for the output statuses of pins, input and output settings, and the contents of registers at power on. However, NEC assures operation after reset and items for mode setting if they are defined.
When you turn on a device having a reset function, be sure to reset the device first.

# SIMPLEHOST is a registered trademark of NEC Corporation. <br> MS-DOS and Windows are trademarks of Microsoft Corporation. <br> PC/AT and PC DOS are trademarks of IBM Corporation. 


#### Abstract

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.


No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.
While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customer must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
NEC devices are classified into the following three quality grades:
"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.
The quality grade of NEC devices in "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact NEC Sales Representative in advance.
Anti-radioactive design is not implemented in this product.

