

# MOS INTEGRATED CIRCUIT $\mu$ PD161622

## 396 OUTPUT TFT-LCD SOURCE DRIVER WITH RAM

#### **DESCRIPTION**

The  $\mu$  PD161622 is a TFT-LCD source driver that includes display RAM.

This driver has 396 outputs, a display RAM capacity of 371,712 bits (132 pixels x 16 bits x 176 lines) and, can provide a 65,536-color display.

#### **FEATURES**

- TFT-LCD driver with on-chip display RAM
- Logic power supply voltage: 2.5 to 3.6 V
- Driver power supply voltage: 4.3 to 5.5 V
- Display RAM: 132 x 16 x 176 bits
- Driver outputs: 396 output
- CPU interface: Serial, 8-bit/16-bit parallel interface selectable
- Colors: 65,536 colors/pixel
- On-chip VCOM generator
- On-chip timing generator
- · On-chip oscillator

## **ORDERING INFORMATION**


Part Number	Package
μ PD161622P	Chip

**Remark** Purchasing the above chip entails the exchange of documents such as a separate memorandum or product quality, so please contact one of our sales representatives.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

## 1. BLOCK DIAGRAM



**Remark** /xxx indicates active low signal.

# 2. PIN CONFIGURATION (Pad Layout)

Chip size: 3.60 x 17.80 mm<sup>2</sup> TYP.

Bump size (output type A): 35 x 94  $\mu$ m<sup>2</sup> TYP. Bump size (input & dummy): 80 x 86  $\mu$ m<sup>2</sup> TYP.

Alignment mark (mark center, unit:  $\mu$ m)

	X	Υ
M1	-1615	8715
M2	-1615	-8715
M3	1435	-8715




Table 2-1. Pad Layout (1/4)

₽nNb	PinName	PadType	X[µn]	Y[µm]	₽nNa	PinName	PadType	X[µm]	Y[µn]	PinNo	PinName	PadType	X[µm]	Y[µn]
1	DUMMY	В	-1674.00	839000	61	VŒ	В	-1674.00	1190.00	121	OP5	В	-167400	-601000
2	DUMMY	В	-1674.00	8270.00	62	VCD2	В	-1674.00	1070.00	122	OP6	В	-167400	-6130.00
3	DUMMY	В	-1674.00	8150.00	63	VOD12	В	-1674.00	95000	123	077	В	-167400	-625000
4	TOJT15	В	-1674.00	8030.00	64	VOD11	В	-1674.00	83000	124	VCCI(MODE)	В	-1674.00	-6370.00
5	TOJT14	В	-1674.00	7910.00	65	LPMP COOKER	В	-1674.00	71000	125	IPO	В	-1674.00	-6490.00 
6 7	TOJT13	В	-1674.00	7790.00	66	RGOVP	B B	-1674.00 -1674.00	59000	126 127	VSS(MODE) IP1	B B	-167400	-661000 ezzoon
8	TOJT12 TOJT11	B B	-1674.00 -1674.00	767000 755000	67 68	DCON VCOUT2	В	-1674.00 -1674.00	47000 35000	128	VCC1(MODE)	В	-1674.00 -1674.00	-673000 -685000
9	TOJT10	В	-1674.00 -1674.00	7430.00	69	VSS	В	-1674.00 -1674.00	23000	129	IP2	В	-167400	-6970.00
10	TOJT9	В	-1674.00	7310.00	70	vc2	В	-1674.00	11000	130	VSS(MODE)	В	-167400	-7090.00
11	TOUTB	В	-1674.00	7190.00	71	VCC1	В	-1674.00	-1000	131	IP3	В	-167400	-721000
12	TOJ17	В	-1674.00	7070.00	72	VSS	В	-1674.00	-13000	132	VCC1(MODE)	В	-167400	-733000
13	TOJT6	В	-1674.00	695000	73	vss	В	-1674.00	-25000	133	GSTB	В	-1674.00	-74 <b>5</b> 0.00
14	TOJT5	В	-1674.00	6830.00	74	CANL	В	-1674.00	-370.00	134	COLK	В	-1674.00	-7570.00
15	TOJT4	В	-1674.00	6710.00	75	CVH	В	-1674.00	-490.00	135	GOE1	В	-167400	-7690.00
16	TOUTS	В	-1674.00	6590.00	76	CAPL	В	-1674.00	-610.00	136	GOE2	В	-167400	-7810.00
17	TOJI2	В	-1674.00	6470.00	77	CAPH	В	-1674.00	-73000	137	RCONG	В	-167400	-793000
18	TOJT1	В	-1674.00	6350.00	78	VS	В	-1674.00	-85000	138	LPMG	В	-167400	-805000
19	толо	В	-1674.00	623000	79	vs	В	-1674.00	-970.00	139	DUMMY	В	-1674.00	-8170.00
20	VSS(MODE)	В	-1674.00	6110.00	80	vss	В	-1674.00	-1090.00	140	DUMMY	В	-1674.00	-8290.00
21	TSTVIHL	В	-1674.00	599000	81	VCCUT1	В	-1674.00	-121000	141	DUMMY	В	-1674.00	-8410.00
22	TSIRIST	В	-1674.00	5870.00	82	VCCUT1	В	-1674.00	-1330.00	142	DUMMY	В	-1350.00	-8774.00
23	TC8CSELO	В	-1674.00	575000	83	VCC1	В	-1674.00	-1450.00	143	DUMMY	В	-51000	-8774.00
24	TC8C3ELI	В	-1674.00	563000	84	VCC1	В	-1674.00	-1570.00	144	DUMMY	В	33000	-8774.00
25	T080	В	-1674.00	551000	85	VCOM	В	-1674.00	-1690.00	145	DUMMY	В	1170.00	-877400
26	T0800	В	-1674.00	5390.00	86	DUMMY	В	-1674.00	-1810.00	146	DUMY	В	1670.00	-8600.00
27	VCCI(MODE)	В	-1674.00	5270.00	87	DUMMY	В	-1674.00	-1930.00	147	DUMMY	Α	1670.00	-8520.00
28	RSEL.	В	-1674.00	515000	88	VSS(MODE)	В	-1674.00	-205000	148	DUMMY	Α	1540.00	-8478.50
29	VSS(MODE)	В	-1674.00	5030.00	89	VCOMR	В	-1674.00	-217000	149	S396	Α	167000	-8437.00
30	CSCOUT	В	-1674.00	4910.00	90	BORIN	В	-1674.00	-2290.00	150	S395	A	1540.00	-8325.50
31	VSS(MODE)	В	-1674.00	4790.00	91	VCCI(MODE)	В	-1674.00	-2410.00	151	S394	A	1670.00	-8354.00
32	080N	В	-1674.00	4670.00	92	FERSEL.	В	-1674.00	-2530.00	152	S393	A	1540.00	-831250
33	VSS(MODE)	В	-1674.00	4550.00	93	VSS(MODE)	В	-1674.00	-2650.00	153	S392	A	1670.00	-8271.00
34	CSTB	В	-1674.00	4430.00	94	VRH	В	-1674.00	-2770.00 cmm.co	154	S391	A	154000	-8229.50
35 36	D15 D14	B B	-1674.00 -1674.00	431000 419000	95 96	V0 V1	B B	-167400 -167400	-2890.00 -3010.00	155 156	S390 S389	A A	1670.00 1540.00	-8188.00 -8146.50
37	D13	В	-1674.00 -1674.00	4070.00	97	V1 V2	В	-1674.00 -1674.00	-313000	157	S388	A	1670.00	-810500
38	D12	В	-1674.00	3950.00	98	v2 V3	В	-1674.00	-325000	158	S387	A	1540.00	-806350
39	D11	В	-1674.00	3830.00	99	V4	В	-1674.00	-3370.00	159	S386	A	1670.00	-802200
40	D10	В	-1674.00	3710.00	100	V5	В	-1674.00	-3490.00	160	S385	A	1540.00	-7980.50
41	D9	В	-1674.00	3590.00	101	VRL1	В	-1674.00	-3610.00	161	S384	A	1670.00	-7939.00
42	D8	В	-1674.00	3470.00	102	VRL2	В	-1674.00	-3730.00	162	S383	A	1540.00	-7897.50
43	D7(SI)	В	-1674.00	335000	103	VSS(MODE)	В	-1674.00	-3850.00	163	S382	Α	1670.00	-785600
44	D6(SQL)	В	-1674.00	3230.00	104	TBSEL1	В	-1674.00	-3970.00	164	S381	Α	1540.00	-7814.50
45	D5 /	В	-1674.00	3110,00	105	TBSH2	В	-1674.00	-4090.00	165	S380	Α	1670.00	-777300
46	D4	В	-1674.00	299000	106	TBGR	В	-1674.00	-4210.00	166	<b>S37</b> 9	Α	1540.00	-7731.50
47	D3	В	-1674.00	287000	107	D4C7	В	-1674.00	-433000	167	S378	Α	1670.00	-7690.00
48	D2	В	-1674.00	275000	108	DAC6	В	-1674.00	-4450.00	168	S377	Α	1540.00	-7648.50
49	DI	В	-1674.00	2630.00	109	DAC25	В	-1674.00	-4570.00	169	S376	Α	1670.00	-7607.00
50	D0	В	-1674.00	251000	110	DAC4	В	-167400	-4690.00	170	<b>S37</b> 5	Α	1540.00	-7565.50
51	VSS(MODE)	В	-1674.00	2390.00	111	DAC3	В	-167400	-4810.00	171	S374	Α	1670.00	-7524.00
52	/CS	В	-1674.00	2270.00	112	DAC2	В	-1674.00	<b>-4930</b> 00	172	S373	Α	1540.00	-748250
53	/RESET	В	-1674.00	2150.00	113	DAC1	В	-1674.00	-5050.00	173	S372	Α	1670.00	-7441.00
54	RS	В	-1674.00	2030.00	114	DAC0	В	-1674.00	-5170.00	174	S371	Α	1540.00	-7399.50
55	MP(R/M)	В	-1674.00	191000	115	VSS(MODE)	В	-167400	-5290.00	175	S370	Α	1670.00	-7358.00
56	/RD(E)	В	-1674.00	1790.00	116	OP0	В	-1674.00	-5410.00	176	S369	Α	1540.00	-7316.50
57	VCC2	В	-1674.00	1670.00	117	OP1	В	-167400	-553000	177	S368	Α	1670.00	-72/5.00
58	PSX	В	-1674.00	1550.00	118	OP2	В	-1674.00	-5650.00	178	S367	A	1540.00	-7233.50
59 m	C86	В	-1674.00 4674.00	1430.00	119	OP3	В	-1674 <u>.</u> 00	-5770.00 rmm	179	S366	A	1670.00	-719200 -715050
60	VSS(MODE)	В	-1674.00	131000	120	OP4	В	-167400	-589000	180	S365	Α	1540.00	-7150.50

Table 2-1. Pad Layout (2/4)

₽'nNo	PinName	PadType	X[µm]	Y[µm]	₽'nNb	PinName	PadType	X[µm]	Y[µm]	₽nNb	PinName	PadType	X[µm]	Y[µn]
181	S364	Α	1670.00	-7109.00	241	S304	Α	1670.00	-4619.00	301	S244	Α	1670.00	-2129.00
182	S363	A	1540.00	-7067.50	242	S303	A	1540.00	-4577.50	302	S243	A	1540.00	-2087.50
183	S362	A	1670.00	-702600	243	S302	A	1670.00	-453600	303	S242	A	1670.00	-204600
184	S361	A	1540.00	-6984.50	244	S301	A	154000	-449450 447000	304	S241	A	154000	-200450
185	S360	A	1670.00	-694300 -694300	245	S300	A	1670.00	-445300 4444.FD	305	S240	A	1670.00	-196300 4001.50
186	S359	A	1540.00	-6901.50	246	S299	A	154000	-4411.50 4770.00	306	S239	A	154000	-1921.50
187	S358	A	1670.00	-6860.00	247	S298 S297	A	167000	-4370.00 4770.00	307	S238	A	1670.00	-1880.00 -1880.00
188 189	S357 S356	A A	1540.00 1670.00	-681850 -6777.00	248 249	S296	A A	1540.00 1670.00	-4328.50 -4287.00	308 309	S237 S236	A A	1540.00 1670.00	-1838.50 -1797.00
190	S355	A	1540.00	-6735.50	250	S295	A	1540.00	-4245.50	310	S235	A	1540.00	-1797.00 -1755.50
191	S354	A	1670.00	-6694.00	251	S294	A	1670.00	<b>-4204</b> 00	311	S234	A	1670.00	-171400
192	SSB3	A	1540.00	-665250	252	S293	A	1540.00	<b>-41625</b> 0	312	S233	A	1540.00	-167250
193	S362	A	1670.00	-6611.00	253	S292	A	1670.00	-4121.00	313	S232	A	1670.00	-1631.00
194	S351	A	1540.00	-6569.50	254	S291	A	1540.00	<b>-4079.50</b>	314	S231	A	1540.00	-1589.50
195	S360	A	1670.00	-652800	255	S290	A	1670.00	-403800	315	S230	A	1670.00	-1548.00
196	S349	A	1540.00	-648650	256	S289	A	1540.00	-399650	316	S229	A	1540.00	-150650
197	S348	A	1670.00	-6445.00	257	S288	A	1670.00	-3955.00	317	S228	A	1670.00	-1465.00
198	S347	A	1540.00	-640350	258	S287	A	1540.00	-3913.50	318	S227	A	1540.00	-142350
199	S346	A	1670.00	-636200	259	S286	A	1670.00	-387200	319	S226	A	1670.00	-138200
200	S345	A	1540.00	-6320.50	260	S285	A	1540.00	-3830.50	320	S225	A	1540.00	-1340.50
201	S344	A	1670.00	-6279.00	261	S284	A	1670.00	-3789.00	321	S224	A	1670.00	-1299.00
202	S343	A	1540.00	-6237.50	262	S283	A	1540.00	-3747.50	322	S223	A	1540.00	-1257.50
203	S342	A	1670.00	-619600	263	S282	A	1670.00	-370600	323	S222	A	1670.00	-121600
204	S341	Α	1540.00	-6154.50	264	S281	Α	1540.00	-366450	324	S221	Α	1540.00	-117450
205	S340	Α	1670.00	-611300	265	S280	Α	1670.00	-362300	325	S220	Α	1670.00	-113300
206	S339	Α	1540.00	-6071.50	266	S279	Α	1540.00	-3581.50	326	S219	Α	1540.00	-1091.50
207	S338	Α	1670.00	-603000	267	S278	Α	1670.00	-354000	327	S218	Α	1670.00	-1050.00
208	S337	Α	1540.00	-5988.50	268	S277	Α	1540.00	-3498.50	328	S217	Α	1540.00	-100850
209	S336	Α	1670.00	-5947.00	269	S276	Α	1670.00	-3457.00	329	S216	Α	1670.00	-967.00
210	S335	Α	1540.00	-5905.50	270	S275	Α	1540.00	-3415.50	330	S215	Α	1540.00	-925.50
211	S334	Α	1670.00	-586400	<i>2</i> 71	S274	Α	1670.00	-337400	331	S214	Α	1670.00	-88400
212	S333	Α	1540.00	-582250	272	S273	Α	1540.00	-333250	332	S213	Α	1540.00	-84250
213	S332	Α	1670.00	-5781.00	273	S272	Α	1670.00	-3291.00	333	S212	Α	1670.00	-801.00
214	S331	Α	1540.00	-5739.50	274	S271	Α	1540.00	-3249.50	334	S211	Α	1540.00	-759.50
215	S330	Α	1670.00	-5698.00	275	S270	Α	1670.00	-320800	335	S210	Α	1670.00	-71800
216	S329	Α	1540.00	-565650	276	S269	Α	1540.00	-3166.50	336	S209	Α	1540.00	-67650
217	S328	Α	1670.00	-561500	277	S268	Α	1670.00	-312500	337	S208	Α	1670.00	-635.00
218	S327	Α	1540.00	-557350	278	S267	Α	1540.00	-338350	338	S207	Α	1540.00	-59350
219	S326	Α	1670.00	-553200	279	S266	Α	1670.00	-304200	339	S206	Α	1670.00	-55200
220	S325	Α	154000	-5490.50	280	S265	Α	1540.00	-3000,50	340	S205	Α	1540.00	-510.50
221	S324	Α	1670.00	-5449.00	281	S264	Α	1670.00	-2959.00	341	S204	Α	1670.00	-469.00
222	S323	Α	1540.00	-5407.50	282	S263	Α	1540.00	-2917.50	342	S203	Α	1540.00	-427.50
223	S322	Α	1670.00	-536600	283	S262	Α	1670.00	-287600	343	S202	Α	1670.00	-38600
224	S321	Α	154000	-5324.50	284	S261	Α	1540.00	-283450	344	S201	Α	1540.00	-34450
225	S320	Α	1670.00	-528300	285	S260	Α	1670.00	-279300	345	S200	Α	1670.00	-33300
226	S319	Α	154000	-5241.50	286	S259	Α	1540.00	-2751.50	346	S199	Α	1540.00	-261.50
227	S318	Α	1670.00	-5200.00	287	S258	Α	1670.00	-271000	347	S198	Α	1670.00	-220.00
228	S317	Α	154000	-515850	288	S257	Α	1540.00	-266850	348	S197	Α	1540.00	-17850
229	S316	Α	1670.00	-5117.00	289	S256	Α	1670.00	-2627.00	349	S196	Α	1670.00	-137.00
230	S315	Α	1540.00	-5075.50	290	S255	Α	1540.00	-2585.50	350	S195	Α	1540.00	-9550
231	S314	Α	1670.00	-503400	291	S254	Α	1670.00	-254400	351	S194	Α	1670.00	-5400
232	S313	Α	1540.00	-4992.50	292	S253	Α	1540.00	-2502.50	352	S193	Α	1540.00	-1250
233	S312	Α	1670.00	-4951.00	293	S252	Α	1670.00	-2461.00	353	DUMMY	Α	1670.00	29.00
234	S311	Α	1540.00	-4909.50	294	S251	Α	1540.00	-2419.50	354	DUMMY	Α	1540.00	70.50
235	S310	Α	1670.00	-4868.00	295	S250	Α	1670.00	-237800	355	DUMMY	Α	1670.00	11200
236	S309	Α	1540.00	-4826.50	296	S249	Α	1540.00	-233650	356	DUMMY	Α	1540.00	15350
237	S308	Α	1670.00	-4785.00	297	S248	Α	1670.00	-2295.00	357	DUMMY	Α	1670.00	19500
238	S307	Α	1540.00	-4743.50	298	S247	Α	1540.00	-225350	358	DUMMY	Α	1540.00	23650
239	S306	A	1670.00	<b>-470200</b>	299	S246	A	1670.00	-221200	359	DUMY	A	167000	27800
240	S305	Α	1540.00	-4660.50	300	S245	Α	1540.00	-2170.50	360	DUMY	Α	154000	31950

Table 2-1. Pad Layout (3/4)

₽'nNa	PinName	PadType	X[µm]	Y[µm]	PlnNα	PinName	PadType	X[µn]	Y[µm]	₽nNb	PinName	PadType	X[µm]	Y[µn]
361	DUMMY	A	1670.00	361.00	421	S136	A	1670.00	2851.00	481	S76	A	1670.00	5341.00
362	DUMMY	A	1540.00	40250	422	S135	A	1540.00	289250	482	S75	A	1540.00	538250
363	DUMMY	A	1670.00	44400	423	S134	A	1670.00	2934.00	483	S74	A	1670.00	542400
364	DUMMY	A	1540.00	48550	424	S133	A	1540.00	2975.50	484	S73	A	1540.00	5465.50
365	S192	A	1670.00 1570.00	527.00 568.50	425	S132	A A	1670.00 1570.00	3017.00	485	S72 S71	A	1670.00	5507.00 5548.50
366 367	S191 S190	A A	1540.00 1670.00	61000	426 427	S131 S130	A	1540.00 1670.00	3058.50 3100.00	486 487	S70	A A	1540.00 1670.00	559000
368	S189	A	1540.00	651.50	428	S129	A	1540.00	3141.50	488	S69	A	1540.00	5631.50
369	S188	A	1670.00	6300	429	S128	A	1670.00	3183.00	489	S88	A	1670.00	567300
370	S187	A	1540.00	73450	430	S127	A	1540.00	322450	490	S67	A	1540.00	571450
371	S186	Ā	1670.00	77600	431	S126	A	1670.00	326600	491	S66	A	1670.00	575600
372	S185	A	1540.00	817.50	432	S125	A	1540.00	3307.50	492	S65	A	1540.00	5797.50
373	S184	A	1670.00	85900	433	S124	A	1670.00	3349.00	493	S64	A	1670.00	5839.00
374	S183	A	1540.00	90050	434	S123	A	1540.00	3390.50	494	S63	A	1540.00	5880.50
375	S182	A	1670.00	94200	435	S122	A	1670.00	343200	495	S62	A	1670.00	592200
376	S181	A	1540.00	98350	436	S121	A	1540.00	3473.50	496	S61	A	1540.00	596350
377	S180	A	1670.00	102500	437	S120	A	1670.00	3515.00	497	S60	A	1670.00	600500
378	S179	A	1540.00	106650	438	S119	A	1540.00	355650	498	SE9	A	1540.00	604650
379	S178	A	1670.00	110800	439	S118	A	1670.00	3598.00	499	S58	A	1670.00	608800
380	S177	A	1540.00	1149.50	440	S117	A	1540.00	3639.50	500	S57	A	1540.00	612950
381	S176	A	1670.00	1191.00	441	S116	A	1670.00	3681.00	501	S56	A	1670.00	6171.00
382	S175	A	1540.00	123250	442	S115	A	1540.00	372250	502	S55	A	1540.00	621250
383	S174	A	1670.00	1274.00	443	S114	A	1670.00	376400	503	S54	A	1670.00	625400
384	S173	A	1540.00	1315.50	444	S113	A	1540.00	3805.50	504	S53	A	1540.00	6295.50
385	S172	A	1670.00	1357.00	445	S112	A	1670.00	3847.00	505	S52	A	1670.00	6337.00
386	S171	A	1540.00	139850	446	S111	A	1540.00	3888.50	506	S51	A	1540.00	6378.50
387	S170	A	1670.00	1440.00	447	S110	A	1670.00	393000	507	SE0	A	1670.00	6420.00
388	S169	A	1540.00	1481.50	448	S109	A	1540.00	3971.50	508	S49	A	1540.00	6461.50
389	S168	A	1670.00	152300	449	S108	A	1670.00	4013.00	509	S48	A	1670.00	650300
390	S167	A	1540.00	1564.50	450	S107	A	1540.00	405450	510	S47	A	1540.00	6544.50
391	S166	A	1670.00	160600	451	S106	A	1670.00	409600	511	S46	A	1670.00	653600
392	S165	Α	1540.00	1647.50	452	S105	Α	1540.00	4137.50	512	S45	Α	1540.00	6627.50
323	S164	Α	1670.00	1689.00	453	S104	Α	1670.00	4179.00	513	S44	Α	1670.00	666900
394	S163	Α	1540.00	1730.50	454	S103	Α	1540.00	4220.50	514	S43	Α	1540.00	6710.50
325	S162	Α	1670.00	177200	455	S102	Α	1670.00	426200	515	S42	Α	1670.00	675200
396	S161	Α	1540.00	181350	456	S101	Α	1540.00	430350	516	S41	Α	1540.00	679350
397	S160	Α	1670.00	1855.00	457	S100	Α	1670.00	4345.00	517	S40	Α	1670.00	6835.00
398	S159	Α	1540.00	1896.50	458	S99	Α	1540.00	438650	518	S39	Α	1540.00	687650
399	S158	Α	1670.00	1938.00	459	S98	Α	1670.00	442800	519	S38	Α	1670.00	691800
400	S157	Α	1540.00	1979.50	460	S97	Α	1540.00	4469.50	520	S37	Α	1540.00	6959.50
401	S156	Α	1670.00	2021.00	461	S96	Α	1670.00	4511.00	521	S36	Α	1670.00	7001.00
402	S155	Α	1540.00	206250	462	S95	Α	1540.00	455250	522	S35	Α	1540.00	704250
403	S154	Α	1670.00	210400	463	<b>S94</b>	Α	1670.00	4594.00	523	S34	Α	1670.00	708400
404	S153	Α	1540.00	2145.50	464	<b>S</b>	Α	1540.00	4635.50	524	<b>S</b> 33	Α	1540.00	712550
405	S152	Α	1670.00	2187.00	465	S92	Α	1670.00	4677.00	525	S32	Α	1670.00	7167.00
406	S151	Α	1540.00	222850	466	S91	Α	1540.00	471850	526	S31	Α	1540.00	720850
407	S150	Α	1670.00	2270.00	467	<b>S</b> 90	Α	1670.00	4760.00	527	S30	Α	1670.00	725000
408	S149	Α	1540.00	2311.50	468	S89	Α	1540.00	4801.50	528	S29	Α	1540.00	7291.50
409	S148	Α	1670.00	235300	469	S88	Α	1670.00	484300	529	S28	Α	1670.00	733300
410	S147	Α	1540.00	239450	470	S87	Α	1540.00	4884.50	530	S27	Α	1540.00	737450
411	S146	Α	1670.00	243600	471	S266	Α	1670.00	492600	531	S26	Α	1670.00	741600
412	S145	Α	1540.00	2477.50	472	S85	Α	1540.00	4967.50	532	S25	Α	1540.00	7457.50
413	S144	Α	1670.00	2519.00	473	S84	Α	1670.00	500200	533	S24	Α	1670.00	7499.00
414	S143	Α	1540.00	2560.50	474	S83	Α	1540.00	5050.50	534	S23	Α	1540.00	7540.50
415	S142	Α	1670.00	260200	475	S82	Α	1670.00	509200	535	S22	Α	1670.00	758200
416	S141	Α	1540.00	2643.50	476	S81	Α	1540.00	513350	536	S21	Α	1540.00	762350
417	S140	Α	1670.00	2685.00	477	S80	Α	1670.00	5175.00	537	S20	Α	1670.00	7665.00
418	S139	Α	1540.00	272650	478	<b>S7</b> 9	Α	1540.00	521650	538	S19	Α	1540.00	770650
419	S138	Α	1670.00	276800	479	S78	Α	1670.00	525800	539	S18	Α	1670.00	774800
420	S137	Α	1540.00	2809.50	480	S77	Α	1540.00	5299.50	540	S17	Α	1540.00	7789.50

Table 2-1. Pad Layout (4/4)

₽'nNa	PinName	PadType	X[μm]	Υ[μm]
541	S16	Α	1670.00	7831.00
542	S15	Α	1540.00	787250
543	S14	Α	1670.00	791400
544	S13	Α	1540.00	7955.50
545	S12	Α	1670.00	7997.00
546	S11	Α	1540.00	803850
547	S10	Α	1670.00	808000
548	<b>S</b> 9	Α	1540.00	8121.50
549	<b>S</b> 8	Α	1670.00	816300
550	S7	Α	1540.00	820450
551	<b>S</b> 6	Α	1670.00	824600
552	<b>S</b> 5	Α	1540.00	8287.50
553	S4	Α	1670.00	832900
554	<b>S3</b>	Α	1540.00	8370.50
555	\$2	Α	1670.00	841200
556	SI	Α	1540.00	845350
557	DUMMY	Α	1670.00	8495.00
558	DUMMY	В	1670.00	857500
559	DUMMY	В	1220.00	877400
560	DUMMY	В	380.00	877400
561	DUMMY	В	-460.00	877400
562	DUMMY	В	-130000	877400

## 3. PIN FUNCTIONS

## 3.1 Power Supply System Pins

Symbol	Pin Name	Pad No.	I/O	Function
Vcc1	Logic power supply	71, 83, 84	ı	Power supply pin for logic circuit
Vcc2	I/O power supply	57, 70	ı	Power supply pin for I/O buffer
Vs	Driver power supply	78, 79	I	Power supply pin for driver circuit
Vss	Ground	69, 72, 72, 80	ı	Ground pin for logic and driver circuits
V <sub>0</sub> to V <sub>5</sub> V <sub>RH</sub> V <sub>RL1</sub> , V <sub>RL2</sub>	Power supply for γ-curve correction	95 to 100, 94, 101, 102	ı	The $\mu$ PD161622 includes power supplies and resistors for the $\gamma$ -curve, so if the characteristics of the $\gamma$ -curve and LCD panel in the $\mu$ PD161622 match, leave V <sub>0</sub> to V <sub>5</sub> , V <sub>RH</sub> , V <sub>RL1</sub> , V <sub>RL2</sub> open. If some kind of correction is required, adjust the $\gamma$ -curve by connecting resistors between the V <sub>0</sub> to V <sub>5</sub> , V <sub>RH</sub> , V <sub>RL1</sub> , V <sub>RL2</sub> pins (see <b>5.9</b> $\gamma$ -Curve Correction Power Supply Circuit for Cases of Unbalanced Driving).
VCC1(MODE)	Mode setting pull-up power-supply	27, 91, 124, 128, 132	_	Pull-up power-supply pin for mode setting
Vss(mode)	Mode setting pull-down power-supply	20, 29, 31, 33, 51, 60, 88, 93, 103, 115, 126, 130	_	Pull-down power-supply pin for mode setting

## 3.2 Logic System Pins

(1/2)

Symbol	Pin Name	Pad No.	I/O	Function
PSX	CPU interface selection	58	Input	These pins are used to select the CPU interface mode.
				PSX = H: Parallel interface
				PSX = L: Serial interface
				When the parallel interface is selected, this data but width can be changed
				between 8 bits and 16 bits by using BMD of index register 5 (R5).
/CS	Chip select	52	Input	This pin is used for chip select signals. When /CS = L, the chip is active
				and can perform data input/output operations including command and data
				I/O.
/RESET	Reset	53	Input	When /RESET is low, an internal reset is performed. The reset operation
				is executed at the /RESET signal level. Be sure to perform reset via this
				pin at power application.
/RD	Read	56	Input	When i80 series parallel data transfer (/RD) has been selected, the signal
(E)	(enable)			at this pin is used to enable read operations. Data is output to the data bus
				only when this pin is low.
				When M68 series parallel data transfer (E) has been selected, the signal at
				this pin is used to enable read/write operations.
WR	Write	55	Input	When i80 series parallel data transfer (/WR) has been selected, the signal
(R, /W)	(read/write)			at this pin is used to enable write operations. Data is written at the rising
				edge of this signal.
				When M68 series parallel data transfer (R, /W) and serial data has been
				selected, this pin is used to determine the direction of data transfer.
				L: Write
				H: Read
C86	Select interface	59	Input	This pin is used to switch between interface modes (i80 series CPU or M68
				series CPU).
				L: Selects i80 series CPU mode
				H: Selects M68 series CPU mode

\*

(2/2)

Symbol	Pin Name	Pad No.	I/O	Function
D <sub>0</sub> to D <sub>5</sub> ,	Data bus	50 to 35	I/O	These pins comprise 16-bit bi-directional data.
D <sub>8</sub> to D <sub>15</sub> ,				When the serial interface has been selected (PSX = L), D <sub>7</sub> functions as
D <sub>6</sub> (SCL),	(serial clock)			a serial data input pin (SI), De functions as a serial clock input pin (SCL)
D7 (SI)	(serial data input)			In either case, pins $D_0$ to $D_7$ and $D_8$ to $D_{15}$ are in high impedance mode.
				When the chip is not selected, D <sub>0</sub> to D <sub>15</sub> are in high impedance mode.
RS	Index register/,	54	Input	When parallel data transfer has been selected, this pin is usually
	data/command selection			connected to the least significant bit of the standard CPU address bus
				and is used to distinguish between data from index registers and
				data/commands.
				RS = H: Indicates that data from D <sub>0</sub> to D <sub>15</sub> is data/command
				RS = L: Indicates that data from D <sub>0</sub> to D <sub>7</sub> is index register contents
				Also, when serial data transfer is selected, the level of the RS pin is
				fetched at the rising edge of the eighth clock of the serial clock and
				whether the data is index register contents or data/command is
				distinguished.
				RS = H: Indicates that the data input to SI is data/command.
				RS = L: Indicates that the data input to SI is index register contents.
IP₀ to IP₃	Input port	125, 127,	Input	This is a general-purpose input port. The status of these pins (H or L)
		129, 131		can be read via a command.
				Because this is a CMOS input, do not leave open.
OP₀ to	Output port	116 to 123	Output	This is a general-purpose output port. The status of these pins (H or L)
OP <sub>7</sub>				can be write via a command.
				Leave open when in unused.
RSEL	Oscillation signal select	28	Input	This pin is for oscillation signal selection. When in used external
				resistance connection oscillator circuit, this pin set H. When in used
				internal oscillator circuit, this pin set L.
				Rsel = H: External resistance connection oscillator circuit select
				Rsel = L: CR internal oscillator circuit select
OSCIN	Oscillation signal	32	Input	This pin is for oscillation signal input.
				R <sub>SEL</sub> = H: Connect 51 k $\Omega$ resistance between OSC <sub>IN</sub> and OSC <sub>OUT</sub> .
				Rsel = L: Leave open
OSСоит	Oscillation signal	30	Output	This pin is for oscillation signal input.
				R <sub>SEL</sub> = H: Connect 51 k $\Omega$ resistance between OSC <sub>IN</sub> and OSC <sub>OUT</sub> .
				R <sub>SEL</sub> = L: Leave open
CSTB	GSTB logic signal	34	Output	This pin outputs STB signal for gate driver leveled by interface power
	3 - 3-3			supply voltage (Vcc2). This output signal is reverse signal of GSTB.

Remark T.B.D. (To be determined.)

Data Sheet S15649EJ1V0DS

## 3.3 Gate Driver IC Control Pins

Symbol	Pin Name	Pad No.	1/0	Function
LPMG	Low power mode signal	138	Output	This is an output pin for low power mode (for the gate driver).  Connect to the LPM pin of the gate driver.
GOE <sub>1</sub>	OE₁ output for gate driver	135	Output	This pin is an output pin for the low power mode (for the OE <sub>1</sub> ).  Connect to the OE <sub>1</sub> pin of the gate driver.  Timing signal for output, refer to <b>5.4 Display timing generator.</b>
GOE <sub>2</sub>	OE <sub>2</sub> output for gate driver	136	Output	This pin is the OE <sub>2</sub> output for the gate driver.  Connect to the OE <sub>2</sub> pin of the gate driver.  Timing signal for output, refer to <b>5.4 Display timing generator.</b>
GSTB	STB output for gate driver	133	Output	This pin is the STB output for the gate driver.  Connect to the STVR or STVL pin of the gate driver.  Timing signal for output, refer to <b>5.4 Display timing generator.</b>
GCLK	CLK output for gate driver	134	Output	This pin is the CLK output for the gate driver. Connect to the CLK pin of the gate driver.
RGONG	Regulator control	137	Output	Regulator ON/OFF control of gate driver IC Connect to the RGONG pin of the gate driver.

3.4 Power Supply Control Pins

Symbol	Pin Name	Pad No.	I/O	Function
LPMP	Low power mode signal	65	Output	Low power mode control signal output pin (for power-supply IC).
				This pin connects to LPM pin of power-supply IC.
DCON	DC/DC converter control	67	Output	DC/DC converter ON/OFF signal pin for power-supply IC.
				This pin connects DCON pin of power-supply IC.
RGONP	Regulator control	66	Output	Regulator ON/OFF control signal pin for power-supply IC.
				This pin connects to RGONP pin of power-supply IC.
VCD11, VCD12	V <sub>DD1</sub> booster selection	64, 63	Output	Control signal to select x4/x5/x6/x7 booster of power-supply IC for Vcc1.
				Connect to the VcD11 and VcD12 pins of the power-supply IC.
V <sub>CD2</sub>	V <sub>DD2</sub> booster selection	62	Output	Control signal to select x2/x3 booster of power-supply IC for Vcc2.
				Connect to the VcD2 pin of the power-supply IC.
Vce	Vo level selection	61	Output	Signal for selecting the level of the power-supply IC booster voltage, to
				be used for the maximum voltage of Vo. Selects that the booster
				voltage level is either the same level as V <sub>DD1</sub> or a multiple of minus 1.
				Connect to the Vc∈ pin of the power-supply IC.

## 3.5 Driver-Related Pins

Symbol	Pin Name	Pad No.	I/O	Function
S <sub>1</sub> to S <sub>396</sub>	Source output	556 to 365,	Output	Source output pins
		352 to 149		
VCOM	COM adjustment	85	Output	This pin is the common adjustment output.
VCOUT1	Center rectangle	81, 82	Output	This pin is the center rectangle signal output (V <sub>p-p</sub> ) for common
	signal output			modulation between 0 V to Vs.
VCOUT2	Center rectangle	68	Output	This pin is the center rectangle signal output (V <sub>P-P</sub> ) for common
	signal output			modulation between 0 V to Vcc1.
BGRIN	External-power-	90	Input	This is an external-power-supply connect pin for VCOM.
	supply connect			This pin is valid when BGRS (power supply control register 1: R25) =
				1. In this case, the reference voltage of the amplifier for setting the
				common waveform center value is input from outside the $\mu$ PD161622
				When BGRS = 0, power supply with built-in the $\mu$ PD161622 is set up
				as a standard voltage for common waveform center value setup.
				In this case, leave it open.
				For more detail, refer to 5.5 Common Adjustment.
VCOMR	VCOM setting	89	Input	Connects an external feedback resistor for VCOM setting.
	resistor connection			This pin is valid when FBR <sub>SEL</sub> = L. In this case, connect a feedback
				resistor between the VCOM pin and GND.
				When FBR <sub>SEL</sub> = H, the amplifier for setting the common waveform
				center value operates as a voltage follower. In this case, leave it open.
				For more detail, refer to 5.5 Common Adjustment.
FBR <sub>SEL</sub>	VCOM setting	92	Input	This pin is used to select the method of adjusting the amplifier for
	external circuit select			setting the common waveform center value used to set the COMMON
				drive waveform center level.
				FBRsel = H: Voltage follower circuit used (VCOMR connected to
				VCOM internally)
		77		FBR <sub>SEL</sub> = L: External feedback resistor used
CVPH,	Basis power supply	77,	_	This is operational amplifier output pin for the $\gamma$ -corrected power
CVPL,	for $\gamma$ -corrected	76,		supplies. Normally, this pin connects capacitor of T.B.D. $\mu$ F
CVNH,	power supplies	75, 74		
CVNL				
DAC <sub>0</sub> to DAC <sub>7</sub>	D/A converter	114 to 107	Input	These pins set the reference voltage of the amplifier for setting the
	value setting			VCOM value used to set the COMMON drive waveform center level.
				These pins are valid when the VCOM output center value setting
				register (R29) = 00H and BGRS (R25: $D_6$ ) = 0.
				This pin is pulled up to the inside IC, therefore, connect to only Vss
				when in low level setting pin.
		İ	I	For more details, refer to <b>5.5 Common Adjustment Circuit</b> .

## 3.6 Test or Other Pins

	Symbol	Pin Name	Pad No.	I/O	Function
	TOUT <sub>0</sub> to TOUT <sub>15</sub> ,	Source output	19 to 4,	Output	This is output pin when $\mu$ PD161622 is in test mode.
	TOSCO		26		Normally, leave it open.
k	TSTRTST,	COM adjustment	22,	Output	These pins are to set up test mode of $\mu$ PD161622.
	TSTVIHL,		21,		Normally, fixed it to Vss.
	TOSCI,		25,		
	TOSCSELI,		24,		
	TOSCSELO,		23,		
	TBSEL1,		104,		
	TBSEL <sub>2</sub>		105		
	TBGR	Test input/output	106	I/O	This is output pin when $\mu$ PD161622 is in test mode.
					Normally, leave it open.
	DUMMY	Dummy pin	1 to 3, 86, 87, 139	_	Dummy pin
			to 148, 353 to 364,		The dummy pins of pads No. 1, 2, 557, and 558 are wired using
			557 to 562		aluminum inside the $\mu$ PD161622.
					The dummy pins of pads No. 140, 141, 146, and 147 are wired
					using aluminum inside the $\mu$ PD161622.

Data Sheet S15649EJ1V0DS



## 4. PIN I/O CIRCUITS AND RECOMMENDED CONNECTION OF UNUSED PINS

The I/O circuit types of each pin and recommended connection of unused pins are described below.

Din Nome	Innut Tuno	I/O	Power	Recommended Con	nection of Unused Pins	Notes
Pin Name	Input Type	1/0	supply	Parallel Interface	Serial Interface	Notes
PSX	Schmitt trigger	Input	Vcc2	Mode setting pin		1
/RESET	Schmitt trigger	Input	Vcc2	Always reset on power appli	cation	-
/RD (E)	Schmitt trigger	Input	Vcc2	Connect to Vcc2 (when i80 series interface)	Connect to Vcc2 or Vss.	-
C86	Schmitt trigger	Input	Vcc2	Mode setting pin	Connect to Vcc1 or Vss.	1
D <sub>0</sub> to D <sub>5</sub>	Schmitt trigger	I/O	Vcc2	_	Leave open	-
D <sub>6</sub> (SCL)	Schmitt trigger	I/O	Vcc2	-		_
D <sub>7</sub> (SI)	Schmitt trigger	I/O	Vcc2	_		_
D <sub>8</sub> to D <sub>15</sub>	Schmitt trigger	I/O	Vcc2	-	Leave open	_
RS	Schmitt trigger	Input	Vcc2	Register setting pin		2
IP <sub>0</sub> to IP <sub>3</sub>	Schmitt trigger	Input	Vcc1	Connect to Vcc1 or Vss.		_
OPo to OP7	_	Output	Vcc1	Leave open		_
OSCIN	CMOS	Input	Vcc2	Input external clock (Rsel = Leave open (Rsel = L)	H)	-
OSCout	CMOS	Input	Vcc2	Leave open (Rsel = H/L)		-
CSTB	_	Output	Vcc2	Leave open		_
Rsel	Schmitt trigger	Input	Vcc1	Mode setting pin		3
LPMG	_	Output	V <sub>CC1</sub>	Leave open		_
GOE <sub>1</sub>	_	Output	Vcc1	Always connect to the gate	driver	_
GOE <sub>2</sub>	_	Output	Vcc1	Always connect to the gate of		_
GSTB	_	Output	V <sub>CC1</sub>	Always connect to the gate of		_
GCLK	_	Output	V <sub>CC1</sub>	Always connect to the gate of		_
RGONG	_	Output	V <sub>CC1</sub>	Always connect to the gate of		_
LPMP	_	Output	Vcc1	Leave open		_
DCON	_	Output	Vcc1	Always connect to the powe	r IC	_
RGONP	_	Output	V <sub>CC1</sub>	Always connect to the powe		_
VcD11, VCD12	_	Output	Vcc1	Always connect to the powe		_
V <sub>CD2</sub>	_	Output	Vcc1	Always connect to the powe		_
Vce	_	Output	Vcc1	Always connect to the powe	r IC	_
VCOUT1	_	Output	Vs	Leave open		_
VCOUT2	_	Output	Vcc1	Leave open		-
BGRIN	-	Input	Vs	Leave open (BGRS = L [R25	5])	-
Vсом	_	Output	Vs	Leave open (FRBsel = H)		_
VCOMR	-	Input	Vs	Leave open (FRBsel = H)		_
TOUT <sub>0</sub> to TOUT <sub>15</sub>	_	Output	V <sub>CC1</sub>	Leave open		
TOSCO	_	Output	Vcc1	Leave open		
TSTRTST	_	Input	Vcc1	Connect to Vss.		_
TSTVIHL	_	Input	Vcc1	Connect to Vss.		_
TOSCI	_	Input	Vcc1	Connect to Vss.		
TOSCSELI	_	Input	Vcc1	Connect to Vss.		_
TOSCSELO	_	Input	V <sub>CC1</sub>	Connect to Vss.		_
TBSEL1	_	Input	Vcc1	Connect to Vss.		_
TBSEL2	_	Input	Vcc1	Connect to Vss.		_
TBGR	_	I/O	Vcc1	Leave open		_

Notes 1. Connect to Vcc2 or Vss, depending on the mode selected.

- 2. Input either H or L by CPU, depending on the register selected
- 3. Connect to Vcc1 or Vss, depending on the mode selected.

Data Sheet S15649EJ1V0DS

13

## 5. DESCRIPTION OF FUNCTIONS

#### 5.1 CPU Interface

## 5.1.1 Selection of interface type

The  $\mu$  PD161622 chip transfers data using a 16-bit bi-directional data bus (D<sub>15</sub> to D<sub>0</sub>), 8-bit bi-directional data bus (D<sub>7</sub> to D<sub>0</sub>) or a serial data input (SI). Setting the polarity of the PSX pin as either H or L enables the selections shown in table 5–1 below.

 $\star$ 

Table 5-1.

PSX	BMD	Mode	/CS	RS	/RD (E)	/WR (R,/W)	C86	D <sub>15</sub> to D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub> to D <sub>0</sub>
Н	0	16-bit parallel	/CS	RS	/RD (E)	/WR (R,/W)	C86	D <sub>15</sub> to D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub> to D <sub>0</sub>
Н	1	8-bit parallel	/CS	RS	/RD (E)	WR (R,W)	C86	Hi-Z <sup>Note1</sup>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub> to D <sub>0</sub>
L	X Note2	Serial Note3	/CS	RS	Note2	Note2	Note2	Hi-Z <sup>Note1</sup>	SI	SCL	Hi-Z <sup>Note1</sup>

Notes 1. Hi-Z: High impedance

2. X: Don't care (1 or 0)

3. In serial mode, read function is not available.

#### 5.1.2 Parallel interface

When the parallel interface has been selected (PSX = H), setting the C86 pin as either H or L enables a direct connection to an i80 series or M68 series CPU (see table 5–2 below).

Table 5-2.

C86	Mode	/RD (E)	/WR (R,/W)
Н	M68 series CPU	E	R, /W
L	i80 series CPU	/RD	WR

The data bus signal is identified according to the combination of the RS, /RD (E), and /WR (R, /W) signals, as shown in the following table 5–3.

Table 5-3.

Common	M68 series CPU	i80 seri	es CPU	Function
RS	R, /W	/RD	WR	runction
Н	Н	L	Н	Read display data and registers
Н	L	Н	L	Write display data and registers
L	Н	L	Н	Prohibited
L	L	Н	L	Write to control index register

Data Sheet S15649EJ1V0DS

Moreover, when using the parallel interface, it is possible to use the BMD flag ( $D_7$  of the data access control register (R5) to select the length of the data to be transmitted as either 16 bits (BMD = 0) or 8 bits (BMD = 1). This setting is valid for the display data written as DR data to the display memory register (R12).

The relationship between the command input and the data bus length is as follows.

- Commands other than those of the display memory register (R12) are executed in 1-byte units regardless of the value of BMD (bus length setting flag in data access control register (R5)).
- Display memory register (R12) commands are executed in 1-byte units when BMD = 1, and in 1-word units when BMD = 0.

## (1) Commands other than those of the display memory register (R12)

#### BMD = 1 (8-bit data bus)

Pin	D7	D <sub>6</sub>	D <sub>5</sub>	D4	Dз	D <sub>2</sub>	D1	D <sub>0</sub>
Data	D7	D <sub>6</sub>	D <sub>5</sub>	D4	Dз	D <sub>2</sub>	D1	D <sub>0</sub>

#### BMD = 0 (16-bit data bus)

Pin	D15	D14	D13	D12	D11	D10	D9	D8	D7	D <sub>6</sub>	D <sub>5</sub>	D4	Dз	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Data	Note	D7	D <sub>6</sub>	D <sub>5</sub>	D4	Dз	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>							

Note 0 or 1

## (2) Display memory register (R12)

## BMD = 1 (8-bit data bus)

Pin	D7	D <sub>6</sub>	D <sub>5</sub>	D4	Dз	D <sub>2</sub>	D1	D <sub>0</sub>
Data	D7	D <sub>6</sub>	D <sub>5</sub>	D4	D <sub>3</sub>	D <sub>2</sub>	D1	D <sub>0</sub>

## BMD = 0 (16-bit data bus)

Pin	D15	D14	D13	D12	D11	D10	D9	D8	D7	D <sub>6</sub>	D <sub>5</sub>	D4	Dз	D <sub>2</sub>	D1	D <sub>0</sub>
Data	D15	D14	D13	D12	D11	D10	D9	D8	D7	D <sub>6</sub>	D <sub>5</sub>	D4	Dз	D <sub>2</sub>	D1	D <sub>0</sub>



## Relationship data bus and display RAM (16-bit parallel interface: BMD = 0)

## Data bus side

							16	bit							
DB <sub>15</sub>	DB <sub>14</sub>	DB <sub>13</sub>	DB <sub>12</sub>	DB <sub>11</sub>	DB <sub>10</sub>	DB <sub>9</sub>	DB <sub>8</sub>	DB <sub>7</sub>	DB <sub>6</sub>	DB₅	DB <sub>4</sub>	DВз	DB <sub>2</sub>	DB <sub>1</sub>	DB <sub>0</sub>
D <sub>15</sub>	D <sub>14</sub>	D <sub>13</sub>	D <sub>12</sub>	D <sub>11</sub>	D <sub>10</sub>	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	Dз	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
	Dot 1 Dot 2 Dot 3														
	1 pixel (= 1X address)														

Display RAM side

## Relationship data bus and display RAM (18-bit parallel interface: BMD = 1)

## Data bus side

			8 bit (1:	st byte)							8 bit (2r	nd byte)			
DB <sub>7</sub>	DB7 DB6 DB5 DB4 DB3 DB2 DB1 D							DB <sub>7</sub>	DB <sub>6</sub>	DB₅	DB <sub>4</sub>	DВз	DB <sub>2</sub>	DB <sub>1</sub>	DB <sub>0</sub>
D <sub>15</sub>	D <sub>14</sub>	D <sub>13</sub>	D <sub>12</sub>	D <sub>11</sub>	D <sub>10</sub>	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	Dз	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Dot 1 Dot 2													Dot 3		
	1 pixel (= 1X address)														

Display RAM side





Figure 5–1. Example of 16-bit Data Access (i80 series interface, BMD = 0)

Figure 5–2. Example of 8-bit Data Access (i80 series interface, BMD = 1)



Data Sheet S15649EJ1V0DS

17



#### (1) i80 Series Parallel Interface

When i80 series parallel data transfer has been selected, data is written to the  $\mu$  PD161622 at the rising edge of the /WR signal. The data is output to the data bus when the /RD signal is L.

/CS
/WR
/RD
DBn
Hi-Z
Data write
Data read

Figure 5-3. i80 Series Interface Data Bus Status

## (2) M68 Series Parallel Interface

When M68 series parallel data transfer has been selected, data is written at the falling edge of the E signal when the R,/W signal is L. In a data read operation, data is output at the rising edge of the E signal in a period when the R,/W signal is H. The data bus is released (Hi-Z) at the falling edge of the E signal.




Figure 5-4. M68 Series Interface Data Bus Status (when data read)

NEC  $\mu$ PD161622

#### 5.1.3 Serial interface

When the serial interface has been selected (PSX = L), if the chip is active (/CS = L), serial data input (SI) and serial clock input (SCL) can be received. Serial data is read from  $D_7$  and then from  $D_6$  to  $D_0$  on the rising edge of the serial clock, via the serial input pin. This data is synchronized on the eighth serial clock's rising edge and is then converted to parallel data for processing.

RS input is used to judge serial input data as display data or command data when RS = H the data is display data and when RS = L the data is command data. When the chip enters active mode, RS input is read at the rising edge after every eighth serial clock and is then used to judge the serial input data. The serial interface signal chart is shown below.

Figure 5-5. Serial Interface Signal Chart

**Remarks 1.** If the chip is not active, the shift register and counter are reset to their initial settings.

- 2. The data read function is disabled during serial interface mode.
- **3.** When using SCL wiring, take care concerning the possible effects of terminating reflection and noise from external sources. Our recommends checking operation with the actual device.

## 5.1.4 Chip select

The  $\mu$  PD161622 has two chip select pins (/CS). The CPU parallel and serial interfaces can be used only when /CS = L. When the chip select pin is inactive, D<sub>0</sub> to D<sub>15</sub> are set to high impedance (invalid) and input of RS, /RD, or /WR is not active. If a serial interface mode has been set, the shift register and counter are both initialized.



#### 5.1.5 Access to display data RAM and internal registers

When the CPU accessed the  $\mu$  PD161622, the CPU only has to satisfy the requirement of the cycle time (tcyc) and can transfer data at high speeds. Usually, it is not necessary for the CPU to take wait time into consideration.

A high-speed RAM write function, as well as the ordinary RAM write function, is provided for writing data to the display data RAM. By using the high-speed write function, data can be written to the display RAM at an access speed four times faster than that of the ordinary RAM write function. Therefore, applications, such as motion picture display where the display data must be rewritten at high speeds, can be supported. For details, refer to **5.2.5 High-speed** 


#### **RAM** write mode

Dummy data is not required when either reading or writing data. In the  $\mu$  PD161622, data of the display memory register (R12) cannot be read. This relationship is shown in Figure 5–6.


Note that when in write mode of data at high speed for data read mode of read cycle time, this mode equals to normal mode.

Figure 5-6. Image of internal access to display RAM


#### Writing



#### Reading (display memory register)



#### Reading (registers other than display memory register)



Data Sheet S15649F.J1V0DS

NEC  $\mu$ PD161622

#### 5.2 Display Data RAM

This RAM stores dot data for display and consists of 2,112 bits (132 x 16) x 176 bits. Any address of this RAM can be accessed by specifying an X address and an Y address.

Display data Do to D15 transmitted from the CPU corresponds to the pixels on the LCD (refer to Table 5-5).

Table 5-5. Display Data RAM

	D <sub>15</sub>	D <sub>14</sub>	D <sub>13</sub>	D <sub>12</sub>	D <sub>11</sub>	D <sub>10</sub>							Дз	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Ī		Dot 1 Dot 2									Dot 3					
Ī	Pixel 1 (= 1 x address)															

#### 5.2.1 X address circuit

An X address of the display data RAM is specified by using the X address register as shown in Figure 5–8. If the X address increment mode (INC = 0: data access control register: R5) is used, the specified X address is incremented or decremented by one each time display data is written. Whether the address is incremented or decremented is specified by the XDIR flag of data access control register (R5) as shown in Table 5–6.

In the increment mode, the X address is incremented up to 83H. If more display data is written, the Y address is incremented (YDIR = 0) or decremented (YDIR = 1), and the X address returns to 00H.

In the decrement mode, the X address is decremented to 00H. If more display data is written, the Y address is incremented (YDIR = 0) or decremented (YDIR = 1), and the X address returns to 83H.

#### 5.2.2 Y address circuit

A Y address of the display data RAM is specified by using the Y address register as shown in Figure 5–8. If the Y address increment mode (INC = 1: data access control register: R5) is used, the specified Y address is incremented or decremented by one each time display is written. Whether the address is incremented or decremented is specified by the YDIR flag of data access control register (R5) as shown in Table 5–6.

In the increment mode, the Y address is incremented up to AFH. If more display data is written, the X address is incremented (XDIR = 0) or decremented (XDIR = 1), and the Y address returns to 00H.

In the decrement mode, the Y address is decremented to 00H. If more display data is written, the X address is incremented (XDIR = 0) or decremented (XDIR = 1), and the Y address returns to AFH.

The relationship between the setting of INC, XDIR, and YDIR of data access control register (R5) and the address is as follows:

Table 5-6. Data Access Control Register (R5) Setting

INC	Setting
0	The address is successively incremented or decremented in the X direction when data is accessed.
1	The address is successively incremented or decremented in the Y direction when data is accessed.

XDIR	Setting
0	Increments the X address (+1) when data is accessed.
1	Decrements the X address (-1) when data is accessed.

YDIR	Setting
0	Increments the Y address (+1) when data is accessed.
1	Decrements the Y address (–1) when data is accessed.

Table 5-7. Combination of INC, XDIR, and YDIR, and Address Direction

INC XDIR YDIR		YDIR	Image of Address Scanning				
0	0 0		A-1				
	0	1	A-2				
	1	0	A-3				
	1	1	A-4				
1	0	0	B-1				
	0	1	B-2				
	1	0	B-3				
	1	1	B-4				

Caution If the access direction is changed by using INC, XDIR, or YDIR, be sure to set the X address register (R6) and Y address register (R7) before accessing the display RAM.





Figure 5–7. Combination of INC, XDIR, and YDIR, and Address Scanning Image



#### 5.2.3 Column address circuit

When the contents of the display data RAM are displayed, column addresses are output to the SEG output pins as shown in Figure 5–8.

The correspondence relationship between the column addresses of the display RAM and segment outputs can be reversed by the ADC flag (segment driver direction select flag) of control register 1 (R0) as shown in Table 5–8. This reduces the restrictions on chip layout when the LCD module is assembled.


Table 5-8. Relationship between Column Address of Display RAM and Segment Output

SEG Output SEG			SEG <sub>2</sub>		$\rightarrow$		SEG <sub>385</sub>	SEG <sub>386</sub>
ADC	0	000H	000H	$\rightarrow$	Column address	18AH	18BH	
	1	18BH	18AH	$\leftarrow$	Column address	$\leftarrow$	001H	000H

Figure 5–8.  $\mu$  PD161622 RAM Addressing

Source	ADC=0	S1	S2	S3	S4	S5	Y6		 S391	S392	S393	S394	S395	S396
output	ADC=1	S396	S395	S394	S393	S392	S391	1	 S6	S5	S4	S3	S2	S1
	X-address		000H			001H				08EH			08FH	
	Column addres	000H	001H	002H	003H	004H	005H		 186H	187H	188H	189H	18AH	18BH
		D15D11	D10D5	D4D0	D15D11	D10D5	D4D0		D15D11	D10D5	D4D0	D15D11	D10D5	D4D0

Gate	Y-address				
R,/L=H	R,/L=L				
01	0176	00H			
02	0175	01H			
	_				
O87	O90	56H			
O88	O89	57H			
O89	O88	58H			
O90	O87	59H			
0175	02	AEH			
O176	01	AFH			



Data Sheet S15649EJ1V0DS

#### 5.2.4 Arbitrary address area access (window access mode (WAS))

With the  $\mu$ PD161622, any area of the display RAM selected by the MIN.··X/Y address registers (R8 and R10) and MAX.· X/Y address registers (R9 and R11) can be accessed.

First, select the area to be accessed by using the MIN.·X/Y address registers and MAX.·X/Y address registers. When WAS of control register 1 is set to 1, the window access mode is then selected. The address scanning setting by INC, XDIR, and YDIR of data access control register (R5) is also valid in this mode, in the same manner as when data is normally written to the display RAM. In addition, data can be written from any address by specifying the X address register (R6) and Y address register (R7).

Note that the display RAM must be accessed after setting the X address register (R6) and Y address register (R7) if the window access area has been set or changed by the MIN. X/Y address register or MAX. X/Y address register.




Figure 5-9. Example of Incrementing Address When INC = 0, XDIR = 0, and YDIR = 0

Cautions 1. When using the window access mode, the relationship between the start point and end point shown in the table below must be established.

Item	Address Relation Ship					
X address	00H ≤ MIN.·X address ≤ X address (R4) MAX.·X address ≤ 83H					
Y address	00H ≤ MIN.·Y address ≤ Y address (R5) MAX.·Y address ≤ AFH					

- 2. If invalid address data is set as the MIN./MAX. address, operation is not guaranteed.
- 3. Do not specify any value other than the address value 4n–n (n = 1 to 33) for the X address in the high-speed RAM access mode. The operation is not guaranteed if invalid address data is set.
- 4. Access the display RAM after setting the X address register (R6) and Y address register (R7) if the window access area has been set or changed by the MIN.· X/Y address register or MAX.· X/Y address register.

Data Sheet S15649EJ1V0DS




Figure 5–10. Example of Sequence in Window Access Mode

NEC  $\mu$ PD161622

#### 5.2.5 High-speed RAM write mode

With the µPD161622, two types of access modes can be selected for accessing the display RAM.

The  $\mu$ PD161622 has a high-speed RAM write function, as well as an ordinary RAM write function. By using the high-speed write function, data can be written to the display RAM at an access speed four times faster than that of the ordinary RAM write function. Therefore, applications, such as motion picture display where the display data must be rewritten at high speeds, can be supported.

When the high-speed RAM write mode is selected by using BSTR of the data access control register (R5), data is temporarily stored in an internal register of the  $\mu$ PD161622.

When data of 64 bits (16 bits x 4) has been stored in the register, it is written to the display RAM. It is also possible to write the next data to the internal register while the first data is being written to the RAM.

In the high-speed RAM write mode, however, the CPU must transmit data in units of 64 bits (4 pixels) have been written to the internal register. If data of less than 64 bits is transmitted in the high-speed RAM write mode, this data is not written to the display RAM. Therefore, CPU data is not reflected on the LCD display even if it is transmitted. In this case, the data that is not reflected remains stored in the register. When the next data is transmitted, it is written to the register from where the preceding data is stored. However, if the chip select signal is disserted inactive (/CS = H) in the middle of data transfer, and then asserted active again and when the display data register (R12) is set, the register is initialized. Consequently, the data stored in the register is lost.

It is therefore recommended to transmit display data in 64-bit units when using the high-speed RAM write mode.




Figure 5-11. Image of Operation in High-speed Write Mode

Caution Do not specify any value other than the address value 4n-n (n = 1 to 33) for the X address (R6) in the high-speed RAM access mode. The operation is not guaranteed if invalid address data is set.

Start High speed RAM write mode setting Sets the high-speed RAM write mode. (R5: BSTR[D6] = 1)X address setting register (R6)Note Y address setting register (R7) Display memory register (R12) 1st word (4n-4)display data (16 bit) 2nd word (4n - 3)display data (16 bit) Data write sequence (writing data in 64-bit units) 3rd word (4n - 2)display data (16 bit) 4th word (4n - 1)display data (16 bit) No End of data Yes Next processing End

Figure 5-12. Example of Sequence in High-Speed RAM Write Mode (with 16-Bit Parallel Interface)

n: n ≥ 1

★ Note Do not specify any value other than the address value 4n-n (n = 1 to 33) for the X address (R6) in the high-speed RAM access mode. The operation is not guaranteed if invalid address data is set.

#### 5.3 Oscillator

NEC

The  $\mu$  PD161622 has a CR oscillator (with external R), which generate the display clock. When Rsel is L, an internal CR oscillator is selected. Leave both OSCIN pin and OSCOUT open. When Rsel is H, an external oscillator is selected. Connect T.B.D.  $\Omega$  resistance between OSCIN and OCSOUT pin.

This oscillator also has a calibration function, which is available by itself to set the number of frame frequency of display driving. Frame frequency calibration is set by calibration register (R45). The time to select one line is set by the calibration start and stop commands.

Calibration command

Register

n-bit counter

Internal clock

Figure 5-13. Frame Frequency Calibration

The calibration function involves counting the number of oscillation clocks generated between the start and stop signals and storing that number in a register. The number of oscillation clocks is then continually compared with this register value in subsequent operations, and the time of the clock number stored in the register is set as 1 line selection time, and used as the internal reference clock.

Using the time to set calibration (tcal) can be selected either tcal or tcal x 2 through control register (R1): LTS.




Figure 5–14. Calibration Function Timing (LTS [R1] = 0)

NEC  $\mu$ PD161622

#### 5.4 Display Timing Generator

## 5.4.1 Drive timing

The  $\mu$  PD161622 generates the TFT-LCD drive timing inside the  $\mu$  PD161622. The TFT-LCD panel is driven at the timing of one line selection period generated based on the calibration time (t<sub>cal</sub>) set by the calibration function, as shown in the figure below. One line selection period is made up of a pre-charge period, a source output period, and the  $\mu$  PD161622 output control clock. The pre-charge and source output periods are set by the pre-charge period setting register (R46) and calibration register (R45), respectively, based on the following expressions.

```
1 line selection period = t<sub>cal</sub>
Pre-charge period = t<sub>pr</sub>
Source output period = t<sub>sout</sub>
```

 $t_{cal}$ : Calibration setting time [R45]  $t_{pr} = (1/fosc) \times (CLK_{pr} + 2 CLK)$  $t_{sout} = t_{cal} - (t_{pr} + 3 CLK)$ 

CLK<sub>cal</sub>: Calibration setting time ( $t_{cal}$ ) clock number =  $t_{cal} \div (1f_{osc})$ CLKpr: Pre-charge peiod setting register clock number [R46: PLIMn] n

1 CLK = 1/fosc

fosc: Oscillator frequency




Figure 5-15. 1-line Select Time

The display timing generator generates the timing signals for the internal timing of the source driver and for the gate driver. The output timings for normal operation, for normal operation  $\rightarrow$  stand-by mode, and for stand-by mode  $\rightarrow$  normal operation, are shown below.

Figure 5–16. During Normal Operation (during line inversion)




Figure 5–17. Normal Operation → Stand-by Input (during line inversion)




Figure 5–18. Normal Operation → Stand-by Input (during line inversion) (1) Reference




Figure 5–19. Normal Operation → Stand-by Input (during line inversion) (2) Reference

 $\mu$ PD161622




Figure 5–20. Stand-by → Return to Normal Operation (during line inversion)

NEC  $\mu$ PD161622

#### 5.5 Common Adjustment Circuit

To generate common output, the center voltage of the common waveform is output from the VCOM pin along with output of a 0 to Vs (V) square waveform from the VCOUT1 pin and 0 to Vcc1 (V) from VCOUT2. The level of the VCOM output can be adjusted using as external resistor.




Figure 5-21. Common Adjustment Circuit

The VCOM voltage formulas are shown below.

```
<When internal power supply is used 2 (BGRS [D6] of R25 = 0, PVCOM (D3) = 0)> COM voltage = (1+R1/R2) x VBGR x (\alpha ÷ 256) VBGR = 3.0 V TYP. \alpha = VCOM electronic volume register [R29]
<When internal power supply is used 2 (BGRS [D6] of R25 = 0, PVCOM (D3) = 1)> COM voltage = (1+R1/R2) x Vs x (\alpha ÷ 256) \alpha = VCOM electronic volume register [R29]
<When external power supply is used (BGRS [D6] of R25 = 1)> COM voltage = (1+R1/R2) x VBGRIN VBGRIN = external power supply voltage (voltage input from BGRIN)
```

#### ★ <Recommended values for R1 to R3, and C1>

Use the values listed below as a guideline. The user is responsible for ultimately determining the resistance values and recommended values based on careful evaluation on actual panels.

R1: 200 K R2: 51 to 100 K R3: 51 to 100 K C1: 10  $\mu$ F

#### 5.6 Rectangular Signal Generator

NEC

This circuit generates a common rectangular signal. A rectangular wave of 0 to Vs (V) is output from the VCOUT1 pin, and a wave of 0 to Vcc1 (V) is output from the VCOUT2 pin. The common output wave necessary for driving an LCD can be generated by connecting an external circuit as shown in Figure 5–21.

#### 5.7 Reference Voltage Generator (VBGR)

The  $\mu$  PD161622 has a reference voltage generator for the voltage regulator. This reference voltage generator generates a constant voltage from Vcc1. The constant voltage generated by this circuit is connected to the input of the operational amplifier that adjusts the center level of the COMMON drive output, via a D/A converter.

By using this voltage, therefore, the center level of the COMMON drive output can be kept constant, without being affected by fluctuations in the supply voltage.

The common output waveform necessary for driving an LCD can be generated by connecting the external circuit show in Figure 5–21.

When the internal reference voltage generator is not used (R25: BGRS = 1), directly input the reference voltage to the operational amplifier that adjusts the center level of the COMMON drive output.

#### 5.8 D/A Converter Circuit

The  $\mu$  PD161622 is provided with an internal D/A converter to adjust the voltage of the reference voltage generator for the voltage regulator. This D/A converter divides the constant voltage generated by the reference voltage generator (VBFR) by 256, and a level of voltage between VBGR and Vss can be selected by setting the VCOM electronic volume register (R29).

In addition, this D/A converter also has a function to select a level by using an external pin. If the set value of the VCOM electronic volume register (R29) is 00H, the set statuses of the DAC<sub>7</sub> to DAC<sub>0</sub> pins are valid.

When DACn pin input is valid (R29 = 00H), these pins are pulled up internally, so only the pins that are to be set to L should be connected to Vss.


	EV <sub>7</sub>	EV <sub>6</sub>	EV <sub>5</sub>	EV <sub>4</sub>	EVз	EV <sub>2</sub>	EV <sub>1</sub>	EV <sub>0</sub>	O.	Remark
	DAC <sub>7</sub>	DAC <sub>6</sub>	DAC₅	DAC <sub>4</sub>	DAC₃	DAC <sub>2</sub>	DAC <sub>1</sub>	DAC₀	α	Remark
00H	0	0	0	0	0	0	0	0	DACn set value	R29
									0	DACn
01H	0	0	0	0	0	0	0	1	2	
02H	0	0	0	0	0	0	1	0	3	
03H	0	0	0	0	0	0	1	1	4	
$\downarrow$				$\downarrow$					$\downarrow$	
FEH	1	1	1	1	1	1	1	0	255	
FFH	1	1	1	1	1	1	1	1	256	

Table 5–9. α Setting of VCOM Electronic Volume Register (R25: BGRS = 0)

#### 5.9 Curve Correction Power Supply Circuit

The  $\mu$  PD161622 includes a  $\gamma$ -curve correction power supply circuit. If the internal  $\gamma$ -curve correction matches the LCD characteristics, no external components are necessary. This power circuit has white level and black level reference voltage generators on the positive and negative polarity sides, and also supports unbalanced driving. The reference voltage generators consist of a D/A converter and an operational amplifier and divide Vs to Vss by 256. One level of voltage can be selected by using the contrast value setting registers (R36 to R39)

Figure 5–22. γCurve Correction Circuit



VPH VNH Black

VPL VNL Vss

Positive polarity Negative polarity

Figure 5–23. Relationship of TFT Drive Voltage (normally white)

	Drive level	Setting register	
VPH	Positive polarity, black	Contrast value setting register 1	R36
VNH	Negative polarity, white	Contrast value setting register 2	R37
VPL	Positive polarity, black	Contrast value setting register 3	R38
VNL	Negative polarity, white	Contrast value setting register 4	R39

The value of each amplifier output can be expressed as follows and the value of  $\beta$  can be set as shown in Table 5–10 and 5–11by using the contrast value registers (R36 to R39)

VNL, BVPL, VNH, VPH =  $(\beta \div 256) x Vs$ 

Caution The usable range in which each output level of VPH, VNH, VPL, and VNL can be set depends on the  $\gamma$ -curve.

Table 5–10.  $\gamma$ Contrast Value Setting and Electronic Volume Register  $\beta$  Setting 1 (VPH, VNL)

R36	GPH7	GPH6	GPH5	GPH4	GPH3	GPH2	GPH1	GPH0	$\beta$ value setting or
R37	GNH7	GNH6	GNH5	GNH4	GNH3	GNH2	GNH1	GNH0	status setting
00H	0	0	0	0	0	0	0	0	Fixed to Vs (amplifier OFF)
01H	0	0	0	0	0	0	0	1	255
02H	0	0	0	0	0	0	1	0	254
03H	0	0	0	0	0	0	1	1	253
$\downarrow$				$\downarrow$					$\downarrow$
FEH	1	1	1	1	1	1	1	0	2
FFH	1	1	1	1	1	1	1	1	1

		•						•	
R36	GPL7	GPL6	GPL5	GPL4	GPL3	GPL2	GPL1	GPL0	β value setting or
R37	GNL7	GNL6	GNL5	GNL4	GNL3	GNL2	GNL1	GNL0	Statement setting
00H	0	0	0	0	0	0	0	0	Fixed to Vs (amplifier OFF)
01H	0	0	0	0	0	0	0	1	255
02H	0	0	0	0	0	0	1	0	254
03H	0	0	0	0	0	0	1	1	253
$\downarrow$				$\downarrow$					<b>\</b>
FEH	1	1	1	1	1	1	1	0	2
EEU	-1	-1	1	1	1	-1	-1	-1	1

Table 5–11. γContrast Value Setting and Electronic Volume Register β Setting 1 (VPL, VNL)

## ★ Relationship between Setting Value of R36 to R39 Registers and Switch Status (GSEL[R1] = 1)

Register	Setting value	Switch	Amplifier	
Doo	00H	0000	ON	OFF
R36	Other than 00H	SR36	OFF	ON
D07	00H	0007	ON	OFF
R37	Other than 00H	SR37	OFF	ON
Doo	00H	0000	ON	OFF
R38	Other than 00H	SR38	OFF	ON
Dag	00H	CDOO	ON	OFF
R39	Other than 00H	SR39	OFF	ON


The relationship between the setting of the contrast value setting register and the driven waveform is explained next, taking the  $\gamma$ -curve in Figure 5–22 as an example.

★ Table 5–12. Switch Status when  $\gamma$ -Curve Correction Power Supply Circuit is not used (GSEL[R1] = 0)

Delegite		Switch status									
Polarity	SPH1	SNL1	SNH1	SPL1	SPH2	SNL2	SNH2	SPL2			
Positive	Х	х	Х	Х	ON	OFF	OFF	ON			
Negative	х	х	Х	х	OFF	ON	ON	OFF			

**Remark** x: Switch is normally OFF with the amplifier OFF.

## Relationship of drive voltage (normally white)




Data Sheet S15649EJ1V0DS

Table 5–13. Switch Status when  $\gamma$ Curve Correction Power Circuit is used (GSEL[R1] = 1)

B. I. "		Switch status									
Polarity	SPH1	SNL1	SNH1	SPL1	SPH2	SNL2	SNH2	SPL2			
Positive	ON	OFF	OFF	ON	Х	Х	х	Х			
Negative	OFF	ON	ON	OFF	х	Х	х	х			

Remark x: Switch is normally OFF

## Relationship of drive voltage (normally white)



Data Sheet S15649EJ1V0DS

Figure 5–24. TFT Drive Voltage Level




Table 5–14.  $\gamma$ Curve Correction Circuit ( $\gamma$ correction resistance)

Glay scale		y Data		sistance (kΩ)	Output Vo	
,	D10 - D5	D15 - D11, D4 - D0	r 1	1.587	Positive Voltage	Negative Voltage
0	00H	00H	r 2	1.226	4.901	0.10
2	01H 02H	-	r 3 r 4	2.453 3.390	4.824 4.671	0.19 0.35
3	02H	01H	r 5	4.112	4.459	0.58
4	04H	-	r 6	4.905	4.202	0.86
5	05H	02H	r 7	1.731	3.895	1.19
6	06H	-	r 8	1.443	3.787	1.31
7	07H	03H	r 9	1.587	3.697	1.41
8	08H		r 10	1.515	3.598	1.51
9	09H	04H	r 11	1.082	3.503	1.62
10	0AH	-	r 12	1.082	3.436	1.69
11	0BH	05H	r 13	1.154	3.368	1.76
12	0CH	-	r 14	1.226	3.296	1.84
13	0DH	06H	r 15	1.298	3.219	1.92
14	0EH	-	r 16	1.082	3.138	2.01
15	0FH	07H	r 17	0.649	3.070	2.09
16	10H	-	r 18	0.721	3.030	2.13
17	11H	08H	r 19	0.794	2.985	2.18
18	12H	_	r 20	0.721	2.935	2.23
19	13H	09H	r 21	0.794	2.890	2.28
20	14H	-	r 22	0.505	2.840	2.33
21	15H	0AH	r 23	0.577	2.809	2.37
22	16H	-	r 24	0.577	2.773	2.41
23	17H	0BH	r 25	0.577	2.737	2.45
24	18H	-	r 26	0.505	2.701	2.49
25	19H	0CH	r 27	0.433	2.669	2.52
26	1AH	-	r 28	0.433	2.642	2.55
27	1BH	0DH	r 29	0.433	2.615	2.58
28	1CH	-	r 30	0.433	2.588	2.61
29	1DH	0EH	r 31	0.505	2.561	2.64
30	1EH	-	r 32	0.361	2.529	2.67
31	1FH	0FH	r 33	0.433	2.507	2.70
32	20H	-	r 34	0.433	2.480	2.72
33	21H	10H	r 35	0.433	2.453	2.75
34	22H	-	r 36	0.433	2.426	2.78
35	23H	11H	r 37	0.433	2.399	2.81
36	24H	-	r 38	0.433	2.372	2.84
37	25H	12H	r 39	0.505	2.344	2.87
38	26H	-	r 40	0.433	2.313	2.91
39	27H	13H	r 41	0.433	2.286	2.93
40	28H	-	r 42	0.433	2.259	2.96
41	29H	14H	r 43	0.505	2.232	2.99
42	2AH	-	r 44	0.361	2.200	3.03
43	2BH	15H	r 45	0.433	2.178	3.0
44	2CH	-	r 46	0.433	2.151	3.08
45	2DH	16H	r 47	0.361	2.124	3.1
46	2EH	-	r 48	0.361	2.101	3.14
47	2FH	17H	r 49	0.361	2.078	3.16
48	30H	-	r 50	0.361	2.056	3.18
49	31H	18H	r 51	0.433	2.033	3.2
50	32H	_	r 52	0.433	2.006	3.24
51	33H	19H	r 53	0.433	1.979	3.2
52	34H	_	r 54	0.505	1.952	3.30
53	35H	1AH	r 55	0.505	1.921	3.33
54	36H	-	r 56	0.505	1.889	3.30
55	37H	1BH	r 57	0.721	1.858	3.4
56	38H	-	r 58	0.721	1.812	3.4
57	39H	1CH	r 59	0.866	1.767	3.50
58	3AH	-	r 60	0.866	1.713	3.50
59	3BH	1DH	r 61	1.587	1.659	3.6
60	3CH	-	r 62	2.597	1.560	3.72
61	3DH	1EH	r 63	2.597	1.398	3.90
62	3EH	-	r 64	12.047	1.235	4.07
63	3FH	1FH	r 65	7.719	0.482	4.89
03	эгп	Total	1 00	80.000	0.462	4




Figure 5–25.  $\gamma$ Curve Corrected Circuit ( $\gamma$ corrected resistance value)

 $\gamma$ -correction resister Vs SPH2 SNL2 r6 **VRH** Vss  $V_1$ SPH1 r7 r1 **VPH** r2 r16 VNH  $V_2$ r17 SNL<sub>1</sub> SNH1 r50 ۷з r63 r51 V5 SPL1 r64 **VPL** VRL1 r60  $V_4$ r61 VNL r65 SNH2 Vs SPL2 VRL2 Vss ///

Figure 5–26. Internal Connection of Vo to V5, VRH, VRL1, and VRL2

NEC  $\mu$ PD161622

#### 5.10 Partial Display Mode

The  $\mu$  PD161622 is provided with a function that allows sections within the screen to be displayed separately (partial display mode). The start line of the area to be displayed in partial display mode is set using the partial display area start line register (R20, R21), the number of lines in the area to be displayed is set using the partial display area line count register (R22, R23), and the color of the area not to be displayed is set using the partial off area color register (R19). If "1" is set in the partial display area line count registers (R22, R23), the partial display areas each become 1 line. If "0" is set, there are no partial display areas but only normal display areas.

The non-display area indicated by R20 and R22 is called Partial 1, and the non-display area indicates by R21 and R23 is called Partial 2. The Partial 2 setting is enabled only when the Partial 1 setting has been performed (when R22  $\neq$  0). Therefore, to set only one area as a non-display area, perform only the setting for Partial 1.

Low power consumption cannot be achieved if only the partial mode is set. If low power consumption is required, the mode must be switched to the 8-clor mode.




Figure 5-26. Partial Display Mode

Cautions 1. The "scroll step count register (R17)" command is ignored in the partial display mode.


- 2. The specified partial areas must not directly overlap, and the Partial 1 area and Partial 2 area must be separated by at least one line. If the areas overlap, only the Partial 1 settings are valid, and partial display is not performed for the Partial 2 area.
- 3. When setting the partial display areas, be sure to observe the following relationship.  $"00H" \le R20 \; (R21)$   $R22 \; (R23) \le "AFH"$

The following sequence is recommended to avoid display malfunction when switching from normal display mode to partial display mode and vice versa.

Data Sheet S15649EJ1V0DS

47


## (1) Recommended sequence for switching from normal display mode to partial display mode



**Notes 1.** <2> to <5> can be executed in any order.


2. <6> must be executed after <4> and <5> have been set.

## (2) Recommended sequence for switching from partial display mode to normal display mode



**Note** <2> to <3> can be executed in any order.

# (3) Recommended sequence for switching from partial display mode to partial display mode (switching the partial display area)



**Notes 1.** <2> to <4> can be executed in any order.

- 2. Execute <2> only when necessary.
- **3.** <5> must be executed after <3> and <4> have been set.



## (4) Partial display setting examples

## Setting A-1

Register	Setting Value	Details of Setting Value
Partial display area start line register (R20, R21)	00H	Sets Y address 00H
Partial display area line count register (R22, R23)	58H	Sets an area of 88 lines

# Setting A-2

Register	Setting Value	Details of Setting Value
Partial display area start line register (R20, R21)	58H	Sets Y address 58H
Partial display area line count register (R22, R23)	58H	Sets an area of 88 lines

## Setting A-3


Register	Setting Value	Details of Setting Value
Partial display area start line register (R20, R21)	84H	Sets Y address 84H
Partial display area line count register (R22, R23)	58H	Sets an area of 88 lines


## Setting A-4


Register	Setting Value	Details of Setting Value
Partial display area start line register (R20, R21)	2CH	Sets Y address 2CH
Partial display area line count register (R22, R23)	58H	Sets an area of 88 lines


Data Sheet S15649EJ1V0DS

Figure 5-28. Partial Display Setting Examples









NEC  $\mu$ PD161622

#### 5.11 Screen Scroll

The  $\mu$  PD161622 has a screen scroll function. Any area of the screen can be scrolled by using the scroll area start line register (R15), scroll area line count register (R16), and scroll step count register (R17) to set the Y address of the top line of the area to be scrolled, the count of lines of the area to be scrolled, and the scroll step number, respectively.

Note that in partial mode, the screen scroll function is disabled.

SSL7 SSL6 SSL5 SSL4 SSL3 SSL<sub>2</sub> SSL<sub>1</sub> SSL<sub>0</sub> Start Line Y Address 00H 01H 02H 03H  $\downarrow$ ADH 

Table 5-15. Scroll Area Start Line Register (R15)

Table 5-16. Scroll Area Line Count Register (R16)

AEH

AFH


SAW7	SAW6	SAW5	SAW4	SAW3	SAW2	SAW1	SAW0	Scroll Area Line Number
0	0	0	0	0	0	0	0	1
0	0	0	0	0	0	0	1	2
0	0	0	0	0	0	1	0	3
0	0	0	0	0	0	1	1	4
				$\downarrow$				$\downarrow$
1	0	1	0	1	1	0	1	174
1	0	1	0	1	1	1	0	175
1	0	1	0	1	1	1	1	176

Table 5-17. Scroll Step Count Register (R17)

SST7	SST6	SST5	SST4	SST3	SST2	SST1	SST0	Scroll Step Number
0	0	0	0	0	0	0	0	0 (no scroll)
0	0	0	0	0	0	0	1	1
0	0	0	0	0	0	1	0	2
0	0	0	0	0	0	1	1	3
				$\downarrow$				$\downarrow$
1	0	1	0	1	1	0	1	173
1	0	1	0	1	1	1	0	174
1	0	1	0	1	1	1	1	175

Scrolling must be set using the following sequence.

#### (1) Recommended scroll sequence



**Notes 1.** <1> to <2> can be executed in any order.

2. <3> must be executed after <1> and <2> have been set.

Remark Set SSTn to 00H to disable the scroll operation. No particular sequence is required for this.

Cautions 1. If the sum of the values of SSLn and SAWn is 176 (AFH) or over, it is invalid (no scroll operation).

2. Set the step number SSTn so that it does not exceed the line number SAWn. If a value exceeding SAWn is set, it will be invalid (no scroll operation).



# (2) Scroll setting examples

## **Setting A-1**

Register	Setting Value	Details of Setting Value
Scroll area start line register (R15)	00H	Sets Y address 00H
Scroll area line count register (R16)	AFH	Sets an area of 176 lines

# Setting A-2

Register	Setting Value	Details of Setting Value
Scroll area start line register (R15)	00H	Sets Y address 00H
Scroll area line count register (R16)	57H	Sets an area of 88 lines

## **Setting A-3**


Register	Setting Value	Details of Setting Value
Scroll area start line register (R15)	58H	Sets Y address 58H
Scroll area line count register (R16)	57H	Sets an area of 88 lines


## Setting A-4


Register	Setting Value	Details of Setting Value
Scroll area start line register (R15)	2CH	Sets Y address 2CH
Scroll area line count register (R16)	57H	Sets an area of 88 lines


Data Sheet S15649EJ1V0DS

Figure 5-29. Display Scroll Setting Examples












#### (3) Scroll setting flowchart example








Caution This sequence is shown only for the purpose of illustrating the command sequence, and is not meant for use in mass-production design.


## (4) Scroll function example

Scroll area start line register (R15): 2CH Scroll area line count register (R16): 58H


## (a) Scroll step count register setting (R17): 00H




## (b) Scroll step count register setting (R17): 01H



## (c) Scroll step count register setting (R17): 02H



## (d) Scroll step count register setting (R17): 57H



NEC  $\mu$ PD161622

#### 5.12 Stand-by

The  $\mu$  PD161622 has a stand-by function. Input of a stand-by command is acknowledged when the STBY bit of the control register 1 (R0) is set to 1.

When the stand-by command has been input, the  $\mu$  PD161622 is forcibly placed in the Vss display status, and scans the frame being display to the end. When scanning is complete, all gate outputs are turned on, the charge of the pixel on the TFT panel is decreased to 0, and the output stage amplifier and internal oscillator are stopped.


The stand-by function is valid for only the source driver IC; the gate IC ( $\mu$  PD161640) and power IC ( $\mu$  PD161660) connected to the  $\mu$  PD161622 are not controlled by this function.


After executing the stand-by command, therefore, execute commands that turn off the regulator for the gate IC and power IC an turn off the DC/DC converter.

When the stand-by status is released, turn on the DC/DC converter and the regulator of the gate IC and power IC, and then issue an ordinary operation command (STBY = 0), in the reverse order to which the stand-by command was input.

Data Sheet S15649EJ1V0DS


#### (1) Stand-by sequence






Caution This sequence is shown only for the purpose of illustrating the command sequence, and is not meant for use in mass-production design.

#### (2) Stand-by release sequence





Caution This sequence is shown only for the purpose of illustrating the command sequence, and is not meant for use in mass-production design.

NEC  $\mu$ PD161622

#### 5.13 8-Color Dispaly Mode

The  $\mu$  PD161622 contains an 8-color display function for low-power-consumption driving. The mode can be switched to 8-color display mode by setting COLOR in control register 1 (R0) to 1.


As shown in the figure below, in 8-color display mode, the  $\mu$  PD161622 controls ON/OFF of each dot using the MSB of each dot data in the display RAM. It is therefore necessary to overwrite the display RAM data in accordance with the screen of each mode when changing from 65,000-color display mode to 8-color mode, and vice versa.


In 8-color display mode, each source output is connected by switching the top and bottom grayscale voltages to enable direct driving of the TFT panel, which results in low power consumption.

Figure 5-30.

D <sub>15</sub>	D <sub>14</sub>	D <sub>13</sub>	D <sub>12</sub>	D <sub>11</sub>	D <sub>10</sub>	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	Dз	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Valid	Invalid	Invalid	Invalid	Invalid	Valid	Invalid	Invalid	Invalid	Invalid	Invalid	Valid	Invalid	Invalid	Invalid	Invalid
Dot 1 Dot 2 Dot 3															
	1 pixel (= 1 x address)														


## (1) 8-color display mode setting sequence example






Caution This sequence is shown only for the purpose of illustrating the command sequence, and is not meant for use in mass-production design.

## (2) Returning to 65,000-color display mode sequence






Caution This sequence is shown only for the purpose of illustrating the command sequence, and is not meant for use in mass-production design.





#### 5.14 Power ON/OFF


An example of the standard power ON/OFF sequence in a chipset for driving a TFT-LCD panel that uses  $\mu$ PD61622 is shown below. Note that this sequence diffes depending on the chipset configuration and TFT-LCD panel used.


#### (1) Power ON sequence













Caution This sequence is shown only for the purpose of illustrating the sequence from power application to display ON, and is not meant for use in mass production design. Note also that this sequence differs depending on the configuration of the chipset and TFT-LCD module

## (2) Power OFF sequence





Caution This sequence is shown only for the purpose of illustrating the sequence up to when the power is turned off, and is not meant for use in mass-prodution design. Note also that this sequence differs depending on the configuration of the chipset and TFT-LCD module.

## 6. RESET

If the /RESET input becomes L or the reset command is input, the internal timing generator is initialized. The reset command will also initialize each register to its default value. These default values are listed in the table below.

Register	Rn	/RESET Pin Note1	Reset Command	Default Value
Index register	IR	Х	0	00H
Control register 1	R0	Х	0	00H
Control register 2	R1	Х	0	00H
Data access control register	R5	Х	0	00H
X address register	R6	Х	0	00H
Y address register	R7	Х	0	00H
MIN. ·X address register	R8	Х	0	00H
MAX. ·X address register	R9	Х	0	00H
MIN. ·Y address register	R10	Х	0	00H
MIN. ·Y address register	R11	Х	0	00H
Display memory register Note2	R12	Х	Х	_
Scroll area start line register	R15	X	0	00H
Scroll area line count register	R16	X	0	00H
Scroll step count register	R17	Х	0	00H
Partial off area color register	R19	X	0	00H
Partial 1 display area start line register	R20	X	0	00H
Partial 2 display area start line register	R21	X	0	00H
Partial 1 display area line count register	R22	X	0	00H
Partial 2 display area line count register	R23	X	0	00H
Power supply control register 1	R25	X	0	00H
Power supply control register 2	R26	X	0	00H
VCOM output center value setting register	R29	X	0	00H
Output stage capacity setting register	R30	X	0	00H
$\gamma$ -reference-voltage generator capacity setting register	R31	X	0	00H
$\gamma$ -contrast value setting register 1	R36	X	0	00H
$\gamma$ -contrast value setting register 2	R37	X	0	00H
$\gamma$ -contrast value setting register 3	R38	X	0	00H
$\gamma$ -contrast value setting register 4	R39	X	0	00H
Pre-charge direction setting data register	R40	X	0	00H
$\gamma$ -correction input disconnect register	R42	X	0	00H
Calibration register Note 3	R45	X	0	00H
Pre-charge period supplement pulse setting register	R46	X	0	06H
Output port register	R49	X	0	00H
Input port register	R50	X	0	00H
Interface operating voltage setting register	R114	X	0	00H
Internal logic operating voltage setting register	R115	Х	0	00H
Test mode		X	0	00H

Remark O: Default value set, X: Default value not set

- **Notes 1.** The internal counters are initialized only by a reset from the /RESET pin. Be sure to perform reset via the /RESET pin at power application.
  - 2. The contents of RAM are saved in the case of both reset by /RESET pin and reset by reset command. Note that the RAM contents are undifined. immediately after the power is turned on.
  - 3. The following value is set as the calibration setting time,  $t_{cal}$ , in a reset by reset command.  $t_{cal} = 1/f_{osc} \times 37$

78

NEC  $\mu$ PD161622

#### 7. COMMAND

The  $\mu$ PD161622 identifies data bus signals by a combination of the RS, /RD (E), and /WR (R,/W) signals. It interprets and executes commands only in accordance with the internal timing, without being dependent upon the external clock. Therefore, the processing speed is extremely high and, usually, no busy check is necessary.

An i80 system CPU interface inputs a low pulse to the /RD pin when it reads data to issue a command. It inputs a low pulse to the /WR pin when it writes data.

Data can be read from an M68 system CPU interface if a high-pulse signal is input to the R,/W pin, and written if a low-pulse signal is input to the R,/W pin. A command is executed if a high-pulse signal is input to the E pin in this status. Therefore, in the explanation of the commands and display commands after **7.2 Control Register 1 (R0)** and the sections that follow, the M68 system CPU interface uses H, instead of /RD (E), when reading status or display data. This is how it differs from the i80 system CPU interface.

The commands of the  $\mu$ PD161622 are explained below, taking an i80 system CPU interface as an example. When the serial interface is used, sequentially input data to the  $\mu$ PD161622, starting from D<sub>7</sub>.

The data bus length to input commands is as follows:

- Commands other than those that manipulate the display memory register (R12) are input in one byte unit, regardless of the value of BMD (control register 2 (R1), bus length setting).
- The commands that manipulate the display memory register (R12) are input in 1-byte units when BMD = 1, or in 2-byte units when BMD = 0.

#### (1) Commands other than those that manipulate display memory register (R12)

BMD = 1 (8-bit data bus)

Pin	D <sub>7</sub>	D <sub>6</sub>	<b>D</b> 5	D <sub>4</sub>	Дз	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
DATA	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	Dз	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>

BMD = 0 (16-bit data bus)

ĺ	Pin	D <sub>15</sub>	D <sub>14</sub>	D <sub>13</sub>	D <sub>12</sub>	D <sub>11</sub>	D <sub>10</sub>	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	<b>D</b> 5	D <sub>4</sub>	Dз	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
	DATA	Note             Note	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	Dз	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>							

Note 0 or 1

#### (2) Display Memory Register (R12)

BMD = 1 (8-bit data bus)

Pin	D <sub>7</sub>	D <sub>6</sub>	<b>D</b> 5	D <sub>4</sub>	Дз	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
DATA	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	Dз	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>

## BMD = 0 (16-bit data bus)

	Pin	D <sub>15</sub>	D <sub>14</sub>	D <sub>13</sub>	D <sub>12</sub>	D <sub>11</sub>	D <sub>10</sub>	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	Дз	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
ı	DATA	D <sub>15</sub>	D <sub>14</sub>	D <sub>13</sub>	D <sub>12</sub>	D <sub>11</sub>	D <sub>10</sub>	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	Dз	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>

## 7.1 Command List

			lr	ıde	x R	egi	ste	r							Data	Bits			
CS	RS	6	5	4	3	2	1		Rn	Register Name	R/W	7	6	5	4	3	2	1	0
1																			
0	0					-	1		IR	Index register	W	IR7	IR6	IR5	IR4	IR3	IR2	IR1	IR0
0	1	0	0	0	0	0	0		R0	Control register 1	R/W	DISP1	DISP0	ADC	DTY	STBY	COLOR	LPM	GSM
0	1	0	0	0	0	0	1		R1 R2	Control register 2	R/W			VSEL	GSEL			LTS	INV
0	1	0	0	0	0	0	1	_	R3	Reset register	W								CRES
0	1	0	0	0	ő	1	o	_	R4										UNLEG
0	1	0	0	0	0	1	0	1	R5	Data access control register	R/W	BMD	BSTR		WAS		INC	XDIR	YDIR
0	1	0	0	0	0	1	1	_	R6	X address register	R/W	XA7	XA6	XA5	XA4	XA3	XA2	XA1	XA0
0	1	0	0	0	0	1	1		R7	Y address register	R/W	YA7	YA6	YA5	YA4	YA3	YA2	YA1	YA0
0	1	0	0	0	1	0	0	_	R8	MIN. X address register	R/W	XMIN7	XMIN6	XMIN5	XMIN4	XMIN3	XMIN2	XMIN1	XMIN0
0	1	0	0	0	1	0	1		R9 R10	MAX. X address register MIN. Y address register	R/W R/W	XMAX7 YMIN7	XMAX6 YMIN6	XMAX5 YMIN5	XMAX4 YMIN4	XMAX3 YMIN3	XMAX2 YMIN2	XMAX1 YMIN1	XMAX0 YMIN0
0	1	0	0	0	1	0	1		R11	MAX. Y address register	R/W	YMAX7	YMAX6	YMAX5	YMAX4	YMAX3	YMAX2	YMAX1	YMAX0
0	1	0	0	0	1	1	0	_	R12	Display memory register	W	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
0	1	0	0	0	1	1	0		R13										
0	1	0	0	0	1	1	1	_	R14										
0	1	0	0	0	1	1	1	1	R15	Scroll area start line register	R/W	SSL7	SSL6	SSL5	SSL4	SSL3	SSL2	SSL1	SSL0
0	11	0	0	1	0	0	0		R16	Scroll area line count register	R/W	SAW7	SAW6	SAW5	SAW4	SAW3	SAW2	SAW1	SAW0
0	1	0	0	1	0	0	1		R17	Scroll step count register	R/W	SST7	SST6	SST5	SST4	SST3	SST2	SST1	SST0
0	1	0	0	1	0	0	1	_	R18 R19	Partial off area color register	R/W						PGR	PGG	PGB
0	1	0	0	1	0	1	0		R20	Partial 1 display area start line register	R/W	P1SL7	P1SL6	P1SL5	P1SL4	P1SL3	P1SL2	P1SL1	P1SL0
0	1	0	0	1	0	1	0		R21	Partial 2 display area start line register	R/W	P2SL7	P2SL6	P2SL5	P2SL4	P2SL3	P2SL2	P2SL1	P2SL0
0	1	0	0	1	0	1	1	_	R22	Partial 1 display area line count register	R/W	P1AW7	P1AW6	P1AW5	P1AW4	P1AW3	P1AW2	P1AW1	P1AW0
0	1	0	0	1	0	1	1		R23	Partial 2 display area line count register	R/W	P2AW7	P2AW6	P2AW5	P2AW4	P2AW3	P2AW2	P2AW1	P2AW0
0	1	0	0	1	1	0	0		R24										
0	1	0	0	1	1	0	0		R25	Power supply control register 1	R/W		BGRS	VCE	VCD2	PVCOM	RGONG		
0	1	0	0	1	1	0	1	_	R26 R27	Power supply control register 2	R/W							VCD12	VCD11
0	1	0	0	1	1	1	0		R27										
0	1	0	0	1	1	1	ō		R29	VCOM output center value setting register	R/W	EV7	EV6	EV5	EV4	EV3	EV2	EV1	EV0
0	1	0	0	1	1	1	1	_	R30	Output stage capacity setting register	R/W	BPL	CI2	CI1	CIO	VCOMC	SF2	SF1	SF0
0	1	0	0	1	1	1	1		R31	γ-reference-voltage generator setting register	R/W	WHP	WI2	WI1	WI0	BHP	BI2	BI1	BI0
0	1	0	1	0	0	0	0		R32										
0	1	0	1	0	0	0	0	_	R33										
0	1_1	0	1	0	0	0	1	_	R34 R35										
0	1	0	1	0	0	1	0	_	R36	γ-contrast value setting register 1	R/W	GPH7	CDH6	GPH5	GPH4	GPH3	GPH2	GPH1	GPH0
0	1	0	1	0	0	1	0	_	R37	γ-contrast value setting register 2	R/W	GNH7		GNH5	_		GNH2	GNH1	_
0	1	0	1	0	0	1	1		R38	γ-contrast value setting register 3	R/W	GPL7	GPL6	GPL5		GPL3	GPL2	GPL1	GPL0
0	1	0	1	0	0	1	1		R39	γ-contrast value setting register 4	R/W	GNL7	GNL6	GNL5	GNL4	GNL3	GNL2	GNL1	GNL0
0	1	0	1	0	1	0	0		R40	Pre-charge direction setting data register	R/W	RDTP3	RDTP2	RDTP1	RDTP0	RDTN3	RDTN2	RDTN1	RDTN0
0	1	0	1	0	1	0	0		R41		DAV								CLICAL
0	1	0	1	0	1	0	1	_	R42	γ-correction input disconnect register	R/W								GHSW
0	1	0	1	0	1	1	0	_	R43 R44										
0	1	0	1	0	1	1	0		R45	Calibration register	R/W								ОС
0	1	0	1	0	1	1	1	0	R46	Pre-charge period supplement pulse setting register	R/W		PLIM6	PLIM5	PLIM4	PLIM3	PLIM2	PLIM1	_
0	1	0	1	0	1	1	1	_	R47										
0	1	0	1	1	0	0	0		R48	Output a pat as sister									
0	1	0	1	1	0	0	1		R49	Output port register	R/W	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
0	1	0	1	1	0	0	1	_	R50 R51	Input port register	R					IP3	IP2	IP1	IP0
0	1	0	1	1	0	1	0	_	R52										
0	1	0	1	1	0	1	0	_	R53										
0	1	0	1	1	0	1	1	_	R54										
0	1	0	1	1	0	1	1	_	R55										
0	1	0	1	1	1	0	0		R56										
0	1	0	1	1	1	0	0		R57										
0	1	0	1	1	1	0	1	_	R58 R59										
0	1	0	1	1	1	1	0		R60										
0	1	0	1	1	1	1	0		R61										
0	1	0	1	1	1	1	1	0	R62										
0	1	0	1	1	1	1	1	1	R63										
0	1	0	1	0	1	1	0		R114	Interface operating voltage setting register	R/W							RTSC1	RTSC0
0	1	0	1	0	1	1	1	0	R115		R/W								

**Remark** These registers cannot be used.

Cautions 1. If a write-only register is read, invalid data will be output.

2. A low level is output when an unused register is read.

## 7.2 Command Explanation

(1/9)

Resistor	Bit	Symbol	Function
R0	D <sub>7</sub>	DISP1	This command performs the same output as when all data is 1, independently of the internal
			RAM data (white display in the case of normally white).
			This command is executed, after it has been transferred, when the next line is output.
			0: Normal operation
			1: Ignores data of RAM and outputs all data as 1.
			DISP1 takes precedence over DISP0. When DISP1 = H, DISP0 = H is ignored.
	D <sub>6</sub>	DISP0	This command performs the same output as when all data is 0, independently of the internal
			RAM data (black display in the case of normally white).
			This command is executed, after it has been transferred, when the next line is output.
			0: Normal operation
			1: Ignores data of RAM and outputs all data as 0.
	D <sub>5</sub>	ADC	Column address direction
			This command can be used to select the direction of source driver output. For more detail, refer
			to 5.2.3 Column address circuit
	D <sub>4</sub>	DTY	This pin selects the partial function.
			When partial display mode is selected, partial off area color is displayed by setting partial off area
			color register (R19).
			The power consumption cannot be reduced with the partial function. To reduce the power
			consumption, select the 8-color mode.
			This command is executed following transfer from the time the next line data is output.
			0: Normal display mode
			1: Partial display mode
	D <sub>3</sub>	STBY	This bit selects the stand-by function. When the stand-by function is selected, a display OFF
			operation is executed and the amplifiers at each output stage and the operation of internal
			oscillation circuit are stopped.
			However, stand-by control cannot be performed for the gate IC ( $\mu$ PD161640) connected to
			$\mu$ PD161622 and the power-supply IC ( $\mu$ PD161660). Therefore, after executing the stand-by
			function using this bit, set both the regulator for the gate IC and power-supply IC to off and set
			the DC/DC converter to OFF. For the sequence, refer to the preliminary product information
			machine of the $\mu$ PD161660.
			Note that when releasing stand-by, perform the opposite operation, i.e., after setting the DC/DC
			converter to ON and setting the regulators of the gate IC and power-supply IC to ON, execute
			the normal operation command.
			0: Normal operation
			1: Stand-by function
			(display read off from RAM, stop both OSC and VCOM, display OFF = entire data is output as 1)
	D <sub>2</sub>	COLOR	This pin switches the 65,000-color mode and the 8-color mode. When the 8-color mode is
			selected, low power supply can be selected in order to stop the amplifier at each output stage.
			In the 8-color mode, the value of the MSB of the internal RAM data is used as the color data.
			This command is executed following transfer from the time the next line data is output.
			0: 65,000-color mode (16 bits/pixels)
			1: 8-color mode (3 bits/pixels)

(2/9)

Resistor	Bit	Symbol	Function
R0	D <sub>1</sub>	LPM	This bit is used when setting the gate IC ( $\mu$ PD161640) and power-supply IC ( $\mu$ PD161660) to the low-power mode. When the low-power mode is selected, the LPMG pin and the LPMP pin signals change from low to high (output changes immediately following command execution.). The LPMG pin must be connected to the LPM pin of the gate IC, and the LPMP pin must be connected to the LPM pin of the power-supply IC.  0: Normal  1: Low power mode
	D <sub>0</sub>	GSM	Sets output of the gate scanning signal during partial display.  When 1 is selected, gate scanning of the line set in the partial non-display area is stopped.  0: Normal mode  1: Stops gate scanning in partial non-display area
R1	D <sub>5</sub>	VSEL	Sets the potential of the pre-charge output of the LCD driver.  The maximum/minimum output potential of the pre-charge output is:  0: Power supply voltage (outputs Vs and Vss)  1: Maximum output level of internal γ-output adjustment circuit (uses VPH, VNH, VPL, VNL)  IF VSEL = 0, Vs or Vss is automatically output as the pre-charge output.
	D4	GSEL	Sets the maximum/minimum output voltage of the γ-correction resistor.  If the internal γ-output adjustment circuit is selected, the maximum/minimum output potential of the γ-correction resistor is:  0: Supply voltage (outputs Vs and Vss).  1: Voltage of internal γ-output adjustment circuit (uses VPH, VNH, VPL, VNL) 8-color mode (3 bits/pixels)
	D <sub>1</sub>	LTS	Selects set time of calibration.  The calibration function adjusts the frame frequency by setting time of one line. This command can select the set time of a line from the following:  0: 1 line time = t <sub>cal</sub> 1: 1 line time = t <sub>cal</sub> x 2  (t <sub>cal</sub> : Calibration set time1 = 1 ÷ Frame frequency ÷ Number of displayed lines)
	D <sub>0</sub>	INV	This bit selects between the line inversion function and the frame inversion function.  The mode selected by this command is executed from the start of the next scan after the gate scan in progress when this command was executed has completed 176 lines. When the reset command is input, the INV register is initialized. 0: Line inversion with same line.  0: Line inversion  1: Frame inversion
R3	D <sub>0</sub>	CRES	Command reset function. Be sure to execute this bit after power ON.  Command reset automatically clears this bit following execution (CRES = 01H). Therefore, it is not necessary to set 0 (select normal operation) again by software. Moreover, since the time required for the value of this bit to change (1 → 0) following command reset execution is extremely short, it is not necessary to secure time until the next command is set following command reset setting.  0: Normal operation  1: Command reset

(3/9)

Resistor	Bit	Symbol	Function
R5	D <sub>7</sub>	BMD	Sets the bus width when the parallel interface is used.
			0: 16-bit data bus
			1: 8-bit data bus
			This command is invalid when the serial interface is used.
	D <sub>6</sub>	BSTR	Sets the write mode for writing data to the display RAM.
			If the high-speed RAM write mode is selected, data is written to the display RAM in 64-bit units
			inside the $\mu$ PD161622. When selecting the high-speed RAM write mode, be sure to write data
			to the display RAM in 64-bit units.
			0: Normal write mode (16-bit access)
			1: High-speed RAM write mode (64-bit access)
	D <sub>4</sub>	WAS	Window access mode setting
			When the window access mode is set, the address is incremented/decremented only in the
			range set by the MIN. ·X address setting register (R8), MAX. ·X address setting register (R9),
			MIN. ·Y address setting register (R10), and MAX. ·Y address setting register (R11).
			0: Normal operation
			1: Window access mode
	D <sub>2</sub>	INC	Selects the direction in which the display RAM address is to be incremented/decremented.
			Whether the X address and Y address are incremented or decremented is specified by XDIR
			(R5: D <sub>1</sub> ) and YDIR (R5: D <sub>0</sub> ), respectively.
			0: Access in X address direction
			1: Access in Y address direction
	D <sub>1</sub>	XDIR	Specifies whether the display RAM address is incremented or decremented in the X address
			direction.
			0: Increments X address
			1: Decrements X address
	D <sub>0</sub>	YDIR	Specifies whether the display RAM address is incremented or decremented in the Y address
			direction.
			0: X address increment
			1: X address decrement
R6	D <sub>7</sub> to D <sub>0</sub>	XAn	This register sets the X address of the display RAM.
			Set a value between 00H and 83H.
R7	D <sub>7</sub> to D <sub>0</sub>	YAn	This register sets the Y address of the display RAM.
			Set a value between 00H and AFH.
R8	D <sub>7</sub> to D <sub>0</sub>	XMINn	Sets the minimum value of the X address in the window access mode.
			The X address is incremented up to the maximum value set by the MAX. ·X address register
			(R9), and then initialized to the address value set by this command. (R5: XDIR = 0)
			Set a value between 00H to 82H.
R9	D <sub>7</sub> to D <sub>0</sub>	XMAXn	Sets the maximum value of the X address in the window access mode.
			The X address is incremented up to the maximum value set by the MIN. ·X address register
			(R8), and then initialized to the address value set by this command. (R5: XDIR = 0)
			Set a value between 01H to 83H.
R10	D <sub>7</sub> to D <sub>0</sub>	YMINn	Sets the minimum value of the T address in the window access mode.
			The Y address is incremented up to the maximum value set by the MAX. · Y address register
			(R11), and then initialized to the address value set by this command.
			(R5: YDIR = 0)
			Set a value between 00H to AEH.

\*

(4/9)

Resistor	Bit	Symbol	Function
R11	D <sub>7</sub> to D <sub>0</sub>	YMAXn	Sets the maximum value of the Y address in the window access mode.  The Y address is incremented up to the address value set by this command, and then initialized to the minimum address value set by the MIN. Y address register (R10) (R5: YDIR = 0)
		_	Set a value between 01H to AFH.
R12	D <sub>7</sub> to D <sub>0</sub>	Dn	These bits are used for reading/writing data from/to display memory (internal RAM).
R15	D <sub>7</sub> to D <sub>0</sub>	SSLn	Scroll area start line register (00H to AFH)  When the screen is scrolled, the screen of the number of lines set by the scroll area line count register (R16) is scrolled up by the number of steps set by the scroll step count register (R17), starting from the line set by this command.
R16	D <sub>7</sub> to D <sub>0</sub>	SAWn	Scroll area line count register (00H to AFH)  When the screen is scrolled, the screen of the number of lines set by this command is scrolled up by the number of steps set by the scroll step count register (R17), starting from the line set by the scroll area start line register (R15)
R17	D <sub>7</sub> to D <sub>0</sub>	SSTn	Scroll step count register (00H to AFH)  When the screen is scrolled, the screen of the number of lines set by the scroll area line count register (R16) and the scroll step count register (R17) is scrolled up by the number of steps set by this command.  Note that because this command is invalid in the partial display mode, the scroll function cannot be used.
R19	D <sub>2</sub>	PGR	Partial off area color register  Sets the color of the screen other than the partial display area during partial display (R0: DTY
	D <sub>1</sub>	PGG	= 1). One of eight colors can be selected (RGB: 1 bit each) as the off color.  The relationship between each color data and the bits of this register is as follows. This relationship is not dependent upon the value of ADC.
	D <sub>0</sub>	PGB	PGR: R OFF= 0, ON = 1 PGG: G OFF= 0, ON = 1 PGB: B OFF= 0, ON = 1
R20	D <sub>7</sub> to D <sub>0</sub>	P1SLn	Partial 1 display area start line register (00H to AFH)  During partial display (R0: DTY = 1), the area starting from the line set by this command and ending as set by the partial 1 display area line count register (R22) is the partial 1 display area.
R21	D <sub>7</sub> to D <sub>0</sub>	P2SLn	Partial 2 display area start line register (00H to AFH)  During partial display (R0: DTY = 1), the area starting from the line set by this command and ending as set by the partial 2 display area line count register (R23) is the partial 2 display area.
R22	D <sub>7</sub> to D <sub>0</sub>	P1AWn	Partial 1 display area line count register (00H to AFH)  An area starting from the line set by the partial 1 display area start register (R20) and ending as set by this command is the partial 1 display area.  If this register is 0, the values of the partial 2 display area start line register (R29) and the partial 2 display area line count register (R31) are not valid.
R23	D <sub>7</sub> to D <sub>0</sub>	P2AWn	Partial 2 display area line count register (00H to AFH)  An area starting from the line set by the partial 2 display area start register (R21) and ending as set by this command is the partial 2 display area.  If the partial 1 display area line count register is 0, the values of the partial 2 display area start line register (R21) and partial 2 display area line count register (R23) are not valid.

(5/9)

Resistor	Bit	Symbol	Function
R25	D <sub>6</sub>	BGRS	This pin selects whether to use the internal power supply or an external power supply (input from the BRGIN pin) for generation the common center voltage output from the VCOM pin.  0: The internal power-supply is selected as the VCOM power supply
			1: Input from the external power-supply BGRIN is selected as the VCOM power supply
	D <sub>5</sub>	VCE	Selects the Vo output level of the power-supply IC (μ PD161660).  The V <sub>CE</sub> pin of the μ PD161622 and the V <sub>CE</sub> pin of the power-supply IC must be connected.  0: The Vo high-level booster voltage level is V <sub>DD1</sub> minus 1 level  1: The Vo high-level booster voltage level is the same level as V <sub>DD1</sub>
	D <sub>4</sub>	VCD2	Selects the V <sub>DD2</sub> output level of the power-supply IC ( $\mu$ PD161660). The V <sub>CD2</sub> pin of the $\mu$ PD161622 and the V <sub>CD2</sub> pin of the power-supply IC must be connected. 0: V <sub>DD2</sub> = V <sub>DC</sub> × 2 1: V <sub>DD2</sub> = V <sub>CD</sub> × 3
	D <sub>3</sub>	PVCOM	Sets the pre-charge time of a 1-line output period. 0: VBGR (3.0 V TYP.) 1: Vs
	D <sub>2</sub>	RGONG	Switches the internal regulator of the gate IC ( $\mu$ PD161640) ON/OFF. When OFF is selected, a low level is output from the RGONG pin, and when ON is selected, a high level is output from the RGONG pin. The RGONG pin of the $\mu$ PD161622 and the RGON pin of the gate IC must be connected. 0: Regulators of gate driver (V <sub>B</sub> ) are OFF 1: Regulators of gate driver (V <sub>B</sub> ) are ON
	D <sub>1</sub>	RGONP	Switches the internal DC/DC converter of the power-supply IC ( $\mu$ PD161660) ON/OFF. When OFF is selected, a low level is output from the RGONP pin, and when ON is selected, a high level is output from the RGONP pin. The RGONP pin of the $\mu$ PD161622 and the RGON pin of the power-supply IC must be connected.  0: Regulators of power-supply IC (V <sub>T</sub> , V <sub>S</sub> ) are OFF  1: Regulators of power-supply IC (V <sub>T</sub> , V <sub>S</sub> ) are ON
	Do	DCON	Switches the internal DC/DC converter of the power-supply IC ( $\mu$ PD161660) ON/OFF. When OFF is selected, a low level is output from the DCON pin, and when ON is selected, a high level is output from the DCON pin.  The DCON pin of this IC and the DCON pin of the power-supply IC must be connected.  0: DC/DC converter is OFF  1: DC/DC converter is ON
R26	D <sub>1</sub>	VcD12	Performs booster control for the DC/DC converter in the power-supply IC ( $\mu$ PD161660) The data set with this bit is output from the V <sub>CD11</sub> pin and the V <sub>CD12</sub> pin. The V <sub>CD11</sub> pin and V <sub>CD12</sub> pin of $\mu$ PD161622 must be connected to the V <sub>CD11</sub> pin and the V <sub>CD12</sub> pin of the power-supply IC.
	D <sub>0</sub>	VCD11	$V_{CD12}$ , $V_{CD11} = 0$ , 0: $V_{DD1} = V_{DC} \times 4$ = 0, 1: $V_{DD1} = V_{DC} \times 5$ = 1, 0: $V_{DD1} = V_{DC} \times 6$ = 1, 1: $V_{DD1} = V_{DC} \times 7$

(6/9)

Resistor	Bit	Symbol					Function (6)						
R29	D <sub>7</sub> to D <sub>0</sub>	EVn	Sets	the D/A	converter o	circuit use	d to adjust the voltage of the reference voltage generator						
							regulator that sets the center value of the panel common drive						
						_	the constant voltage generated by the reference voltage						
							e level can be selected between VBGR and Vss by setting this						
			_	nand.	0.1, 5, 20	o, and on	siever dan de deletted between voer and vee by detting the						
					il. refer to	5.5 Comr	non Adjustment Circuit and 5.8 D/A Converter Circuit.						
R30	D <sub>7</sub>	BPL					ection circuit reference voltage generation amplifiers on the						
				side not being used (VPH, VPL, VNH, VNL) to the minimum value based on the polarity inversion									
				_			nt consumption.						
				-			fter sufficient evaluation with the actual TFT panel to be used.						
				0: Normal 1: Reference voltage generation amplifier capacity switch drive									
	D <sub>6</sub> to D <sub>4</sub>	Cln					ier for setting the panel's COMMON drive waveform center						
		O.I.			, as show								
							of below.  Ifter sufficient evaluation with the actual TFT panel to be used.						
			Dott	illinic tric	ampliner	capacity t	inter sufficient evaluation with the actual 11 1 panel to be used.						
				CI2	CI1	CI0	VCOM Center Value Setting Amplifier Bias Current Value						
				0	0	0	0.20 μA						
				0	0	1	0.50 μΑ						
				0	1	0	0.10 μΑ						
			-	0	1	1	0.05 μA						
			-	11	0	0	1.00 μΑ						
			-	1	0	1	1.50 μΑ						
			-	11	1	0	2.00 µA						
			L	1	1	1	3.00 μΑ						
	D <sub>3</sub>	VCOMC	Selec	cts wheth	er to use t	he amplifi	er for setting the panel's COMMON drive waveform center						
		VOOMO		(VCOM)		ne ampiin	or tor sound the pariors comment arive waverenin some						
				,		ad under o	conditions such as when an external COMMON drive circuit is						
				g used.	barr be us	ou under c	onditions such as when air external ocivinion universities						
			1		lifier opera	ating							
					lifier stopp	-							
	D <sub>2</sub> to D <sub>0</sub>	SFn					tout (S. to San) as shown in the table helpy						
	D2 10 D0	SFII			-		tput (S <sub>1</sub> to S <sub>396</sub> ), as shown in the table below.						
			Dete	mine me	output ca	распу апе	r sufficient evaluation with the actual TFT panel to be used.						
				SF2	SF1	SF0	Source Output Bias Current Value						
				0	0	0	0.20 μΑ						
			[	0	0	1	0.15 μA						
				0	1	0	0.25 μA						
				0	1	1	0.10 μΑ						
				11	0	0	0.20 μΑ						
				1	0	1	0.30 µA						
				11	1	0	0.40 µA						
				1	1	1	0.05 μA						

(7/9)

Register	Bit	Symbol	Function (7/9						
R31	D <sub>7</sub>	WHP	Sets the output mode of the reference voltage generator amplifier for setting the white level of						
Kor	<i>D</i> /	VVIII	the positive-polarity and negative-polarity sides (when VPL and VNL are normally white), as shown below.  Determine the amplifier capacity after sufficient evaluation with the actual TFT panel to be used.						
			0: Normal mode						
			1: High-power mode (output stage capacity: twice that of normal mode)						
	D <sub>6</sub> to D <sub>4</sub>	WIn	Sets the output bias current of the reference voltage generator amplifier for setting the white level of the positive-polarity and negative-polarity sides (when VPL and VNL are normally white), as shown below.						
			WI2 WI1 WI0 Amplifier Bias Current						
			0 0 0 0.20 μA						
			0 0 1 0.50 µA						
			0 1 0 0.10 µA						
			0 1 1 0.05 $\mu$ A						
			1 0 0 1.00 µA						
			1 0 1 1.50 µA						
			1 1 0 2.00 μA						
D <sub>3</sub>			1 1 1 3.00 μA						
	D <sub>3</sub>	ВНР	Sets the output mode of the reference voltage generator amplifier for setting the black level of the positive-polarity and negative-polarity sides (when VPH and VNH are normally white), as shown below.  Determine the amplifier capacity after sufficient evaluation with the actual TFT panel to be used.  0: Normal mode  1: High-power mode (output stage capacity: twice that of normal mode)						
	D <sub>2</sub> to D <sub>0</sub>	Bln	Sets the output bias current of the reference voltage generator amplifier for setting the black level						
	B2 10 B0	DIII	of the positive-polarity and negative-polarity sides (when VPH and VNH are normally white), as shown below.  Determine the amplifier capacity after sufficient evaluation with the actual TFT panel to be used.						
			BI2 BI1 BI0 Amplifier Bias Current						
			0 0 0 0.20 μA						
			0 0 1 0.50 μA						
			0 1 0 0.10 μA						
			0 1 1 0.05 μA						
			1 0 0 1.00 μA						
			1 0 1 1.50 μA						
			1 1 0 2.00 μA						
			1 1 1 3.00 μA						
R36	D <sub>7</sub> to D <sub>0</sub>	GPH₁	Sets the voltage value of the black level of positive polarity.  For more det020ail, refer to <b>5.9 \( \gamma\) Curve Correction Power Supply Circuit</b> .						
R37	D <sub>7</sub> to D <sub>0</sub>	GNH₁	Sets the voltage value of the white level of negative polarity.						
			For more detail, refer to 5.9 Curve Correction Power Supply Circuit.						
R38	D <sub>7</sub> to D <sub>0</sub>	GPLn	Sets the voltage value of the white level of positive polarity.						
		0, 2,	For more detail, refer to 5.9 Curve Correction Power Supply Circuit.						
R39	D <sub>7</sub> to D <sub>0</sub>	GNLn	Sets the voltage value of the white level of positive polarity.						
ĺ			For more detail, refer to 5.9 Curve Correction Power Supply Circuit.						

(8/9)

	Register	Bit	Symbol		Function							
	R40	D <sub>7</sub> to D <sub>4</sub>	RDTPn	The value		corresponds to	_			tive-polarity drive.  DBn (6 bits for each		
						RDTP3	RDTP2	RDTP1	RDTP0			
					Dot 1 (R)	D <sub>17</sub>	D <sub>16</sub>	D <sub>15</sub>	D <sub>14</sub>			
					Dot 2 (G)	D <sub>11</sub>	D <sub>10</sub>	<b>D</b> 9	D <sub>8</sub>			
				<u>L</u>	Dot 3 (B)	D <sub>5</sub>	D <sub>4</sub>	D₃	$D_2$			
		D <sub>3</sub> to D <sub>0</sub>	RDTNn	The value	Sets the data value at which the pre-charge direction is switched during near the value set to RDTNn corresponds to the higher 4 bits of display RAM date each of RGB), as shown below.							
						RDTN3	RDTN2	RDTN1	RDTN0			
					Dot 1 (R)	D <sub>17</sub>	D <sub>16</sub>	D <sub>15</sub>	D <sub>14</sub>			
					Dot 2 (G)	D <sub>11</sub>	D <sub>10</sub>	D <sub>9</sub>	D <sub>8</sub>			
					Dot 3 (B)	D₅	D <sub>4</sub>	D₃	$D_2$			
*	R42	D <sub>0</sub>	GHSW OC	the μ PD1 0: Switch 1: Switch This bit is The time		y-correction rested) tion.	sistor.					
	R46	D <sub>7</sub> to D <sub>0</sub>	PLIMn	Set the proof The number line is driven	re-charge time o per of clocks set ven.	in this registe		/fosc) becom	ies the pre-ch	narge time when one		
	R49	D <sub>7</sub> to D <sub>0</sub>	OPn	Output po When after γ-correction	For details, refer to <b>5.4.1 Drive timing</b> Output port (OP7 to OP0) write  When after the output port register (R49) is specified in the index register, writing to the   **correction input disconnect register (R42) is performed, the values written to the OP7 to OP0 pins are output.							
	R50	D₃ to D₀	IPn	To read the <read <1="" se=""> Special Speci</read>	(IP3 to IP0) rea ne IP3 to IP0 inp equence> cify the input por ↓ cute input port re	outs, use the fort	0) from the ir		r.			

(9/9)

	Register	Bit	Symbol	Function
*	R114	D <sub>1</sub> , D <sub>0</sub>	RTSCn	Selects the optimum internal circuit operation based on the operating voltage of the interface circuits. The following settings are recommended based on this register.    RTSC1 RTSC0   1 1
				Caution Always set this register and internal logic operating voltage setting register (R115) to the same value.
*	R115	D <sub>1</sub> , D <sub>0</sub>	RTSLn	Selects the optimum internal circuit operation based on the operating voltage of the internal logic circuits. The following settings are recommended based on this register.  RTSC1 RTSC0 1 1
				Caution Always set this register and interface operating voltage setting register (R114) to the same value.

## 8. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T<sub>A</sub> = 25°C, Vss = 0 V)

Parameter	Symbol	Ratings	Unit
Power supply voltage	Vs	-0.5 to +6.5	V
Power supply voltage	Vcc1	-0.5 to +4.0	V
Power supply voltage	Vcc2	-0.5 to Vcc1 + 0.5	V
Power supply voltage for $\gamma$ -curve correction	V <sub>1</sub> to V <sub>5</sub>	−0.5 to Vs + 0.5	V
Input voltage	Vı	-0.5 to Vcc1 + 0.5	V
Input current	lı	±10	mA
Operating ambient temperature	TA	-40 to +85	°C
Storage temperature	T <sub>stg</sub>	-55 to +125	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Operating Conditions (T<sub>A</sub> = -40 to +85°C, Vss = 0 V)

Motor operating contain		o, 100 0 1)			
Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Power supply voltage	Vs	4.3	5.0	5.5	V
	Vcc1	2.5	2.7	3.6	V
	Vcc2	1.7	1.8	Vcc <sub>1</sub>	V
Input voltage	V <sub>I1</sub> Note1	0		V <sub>CC1</sub>	V
	V <sub>12</sub> Note2	0		Vcc2	V

Notes 1. Pins of Vcc1 power-supply system: PSX, C86, Tout0 to Tout15, IP0 to IP3, OP0 to OP7, LPMG, LPMP, GOE1, GOE2, GSTB, GCLK, DCON, RGONP, RGONG, VcD11, VcD12, VcD2, VcE, OSCSEL, TESTIN, TSTRTST, TSTVIHL

2. Pins of  $Vcc_2$  power-supply system: /CS, /RD(E), /WR(R,/W), D<sub>0</sub> to D<sub>5</sub>, D<sub>6</sub>(SCL), D<sub>7</sub>(SI), RS, /RESET, OSC<sub>IN</sub>



## Electrical Specifications (Unless Otherwise Specified, TA = -40 to +85°C, Vcc1 = 2.5 to 3.6 V,


 $Vcc_2 = 1.7 \text{ V to } Vcc_1, Vs = 4.3 \text{ to } 5.5 \text{ V})$ 

Parameter	Symbol	Condition		Unit		
			MIN.	TYP. Note1	MAX.	
High level input voltage	V <sub>IH1</sub>	Vcc1	0.8 Vcc1			V
	V <sub>IH2</sub>	Vcc2	0.8 Vcc2			V
Low level input voltage	V <sub>IL1</sub>	Vcc1			0.2 Vcc1	V
	V <sub>IL2</sub>	Vcc2			0.2 Vcc2	V
High level output voltage	V <sub>OH1</sub>	Vcc1, Iou $\tau$ = -100 $\mu$ A	0.9 Vcc1			V
	V <sub>OH2</sub>	Vcc2, Iout = -1 mA	0.8 Vcc2			V
	Vонз	VCOUT1, VCOUT2, Iou $\tau = -100 \mu A$	0.9 Vs			V
Low level output voltage	V <sub>OL1</sub>	Vcc1, Ιουτ = 100 μA			0.1 Vcc1	V
, ,	V <sub>OL2</sub>	Vcc2, Iout = 1 mA			0.2 Vcc2	V
	Vol3	VCOUT1, VCOUT2, Iou $\tau$ = 100 $\mu$ A			0.1 Vs	V
VCOM output voltage	Vсомн	Isource = 100 $\mu$ A	VCOM - 0.3			mV
. oom output vollago	Vcoml	Isink = $-100 \mu A$			VCOM + 0.3	mV
High level input current	I <sub>IH1</sub>	Except Do to D15			1	μΑ
Low level input current	I <sub>IL1</sub>	Except Do to D15			-1	μА
High level leakage current	Ішн	D <sub>0</sub> to D <sub>15</sub>			10	μΑ
Low level leakage current	ILIL	D <sub>0</sub> to D <sub>15</sub>			-10	μΑ
High level driver output	Ivon	Vx = 3.5 V, Vout = 4.5 V,	-85		10	μΑ
current		Vs = 5.0 V Note2				μ
Low level driver output	Ivol	Vx = 1.5 V, Vout = 0.5 V,			30	μΑ
current		Vs = 5.0 V Note2				,
VCOM common output	ΔVсом		-10		10	%
voltage fluctuation parameter						
Current consumption	Icc1	Vcc1 (when non-access CPU)		140	240	μΑ
·	Icc2	Vcc2 (when non-access CPU)		0.2	5	μΑ
	Іѕтву	Vcc1 (stand-by mode)		1	10	<i>μ</i> Α
	Is	Vs (65,000-color mode) <sup>Note3</sup>		600	1000	<i>μ</i> Α
		Vs (8-color mode) Note3		45	100	<i>μ</i> Α
Driver output Current	Ілон	Vs = 5.0  V, Vout = Vs - 0.1  V Note2		-0.14	-0.07	mA
(pre-charge)	Ivol	Vs = 5.0 V, Vout = Vs + 0.1 V Note2	0.1	0.25		mA
Output voltage deviation	ΔV01	Vout = 1.3 V to (Vs - 1.3 V) Note2	-20		20	mV
	ΔV02	Voυτ = 0.3 to 1.3 V <sup>Note2</sup> ,	-30		30	mV
		(Vs - 1.3 V) to (Vs - 0.3 V)				•

**Notes 1.** TYP. values are reference values when  $T_A = 25^{\circ}C$ 

- 2. Vx refers to the output voltage of analog output pins S1 to S240.  $V_{\text{OUT}}$  refers to the voltage applied to analog output pins  $S_1$  to  $S_{240}$
- 3. Frame frequency, line inversion mode selection, dot checkerboard input pattern, no load

# Switching characteristics (Unless Otherwise Specified, $T_A = -40$ to +85°C, $V_{CC1} = 2.5$ to 3.6 V, $V_{CC2} = 1.7$ V to $V_{CC1}$ , $V_S = 5.0$ V)




Parameter	Symbol		Condition	MIN.	TYP. Note	MAX.	Unit
Driver output delay time 1	t <sub>PLH1</sub>	Vs = 5.0 V,	Vo MAX. –200 mV			40	μs
(pre-charge period)	tPHL1	4 kΩ +27 pF	Vo MIN. +100 mV			70	μs
Driver output delay time 2	tPLH2		Pre-charge completed			50	μs
(driver output period)	tPHL2		→ goal voltage –200 mV			60	μs

**Note** TYP. values are reference values when  $T_A = 25$ °C.

AC Characteristics (Unless Otherwise Specified, TA = -40 to +85°C, Vcc1 = 2.5 to 3.6 V, Vcc2 = 1.7 V to Vcc1)

## (a) i80 series CPU interface



When Vcc1 = 2.5 to 3.6 V, Vcc2 = 2.5 to 3.6 V, Vcc1 ≥ Vcc2 (normal write mode, R114 and R115 = 03H)

Parameter	Symbol	Condition	MIN.	TYP. Note	MAX.	Unit
Address hold time	t <sub>AH8</sub>	RS	0			ns
Address setup time	t <sub>AS8</sub>	RS	0			ns
System cycle time	tcyc8		250			ns
Control low-level pulse width (/WR)	tcclw	WR	60			ns
Control low-level pulse width (/RD)	tcclr	/RD	140			ns
Control high-level pulse width (/WR)	tcchw	WR	60			ns
Control high-level pulse width (/RD)	tcchr	/RD	80			ns
Data setup time	t <sub>DS8</sub>	D <sub>0</sub> to D <sub>15</sub>	60			ns
Data hold time	t <sub>DH8</sub>	D <sub>0</sub> to D <sub>15</sub>	0			ns
/RD access time	t <sub>ACC8</sub>	Do to D <sub>15</sub> , C <sub>L</sub> = 100 pF			110	ns
Output disable time	toн8	D <sub>0</sub> to D <sub>15</sub> , C <sub>L</sub> = 5 pF	10		100	ns

**Note** TYP. values are reference values when  $T_A = 25$ °C.

Remarks 1. The input signal's rise/fall times (tr and tr) are rated as 15 ns or less.

2. All timing is rated based on 20 to 80% of Vcc2.

When Vcc1 = 2.5 to 3.6 V. Vcc2 = 1.7 to 2.5 V. Vcc1 ≥ Vcc2 (normal write mode, R114 and R115 = 03H)

Parameter	Symbol	Condition	MIN.	TYP. Note	MAX.	Unit
Address hold time	t <sub>AH8</sub>	RS	0			ns
Address setup time	t <sub>AS8</sub>	RS	0			ns
System cycle time	tcyc8		333			ns
Control low-level pulse width (/WR)	tcclw	/WR	60			ns
Control low-level pulse width (/RD)	tcclr	/RD	160			ns
Control high-level pulse width (/WR)	tcchw	WR	100			ns
Control high-level pulse width (/RD)	tcchr	/RD	140			ns
Data setup time	t <sub>DS8</sub>	Do to D <sub>15</sub>	60			ns
Data hold time	t <sub>DH8</sub>	D <sub>0</sub> to D <sub>15</sub>	0			ns
/RD access time	tACC8	D <sub>0</sub> to D <sub>15</sub> , C <sub>L</sub> = 100 pF			150	ns
Output disable time	toн8	Do to D <sub>15</sub> , C <sub>L</sub> = 5 pF	10		150	ns

**Note** TYP. values are reference values when  $T_A = 25$ °C.

**Remarks 1.** The input signal's rise/fall times ( $t_r$  and  $t_f$ ) are rated as 15 ns or less.

2. All timing is rated based on 20 to 80% of Vcc2.

Data Sheet S15649EJ1V0DS

94

When Vcc1 = 2.5 to 3.6 V, Vcc2 = 2.5 to 3.6 V, Vcc1 ≥ Vcc2 (high-speed RAM write mode, valid only for writing data R114 and R115 = 03H)

Parameter	Symbol	Condition	MIN.	TYP. Note	MAX.	Unit
Address hold time	t <sub>AH8</sub>	RS	0			ns
Address setup time	t <sub>AS8</sub>	RS	0			ns
System cycle time	tcyc8		62			ns
Control low-level pulse width (/WR)	tcclw	WR	35			ns
Control high-level pulse width (/WR)	tcchw	WR	25			ns
Data setup time	t <sub>DS8</sub>	Do to D <sub>15</sub>	25			ns
Data hold time	t <sub>DH8</sub>	Do to D <sub>15</sub>	0			ns

**Note** TYP. values are reference values when  $T_A = 25$ °C.

Remarks 1. The input signal's rise/fall times (tr and tr) are rated as 15 ns or less.

2. All timing is rated based on 20 to 80% of Vcc2.

When Vcc1 = 2.5 to 3.6 V, Vcc2 = 1.7 to 2.5 V, Vcc1 ≥ Vcc2, (high-speed RAM write mode, valid only for writing data, R114 and R115 = 03H)


Parameter	Symbol	Condition	MIN.	TYP. Note	MAX.	Unit
Address hold time	t <sub>AH8</sub>	RS	0			ns
Address setup time	t <sub>AS8</sub>	RS	0			ns
System cycle time	tcyc8		83			ns
Control low-level pulse width (/WR)	tcclw	/WR	35			ns
Control high-level pulse width (/WR)	tccнw	/WR	30			ns
Data setup time	t <sub>DS8</sub>	Do to D <sub>15</sub>	30			ns
Data hold time	t <sub>DH8</sub>	D <sub>0</sub> to D <sub>15</sub>	0			ns

**Note** TYP. values are reference values when  $T_A = 25$ °C.

Remarks 1. The input signal's rise/fall times (tr and tr) are rated as 15 ns or less.

2. All timing is rated based on 20 to 80% of Vcc2.

## (b) M68 series CPU interface



When Vcc1 = 2.5 to 3.6 V, Vcc2 = 2.5 to 3.6 V, Vcc1 ≥ Vcc2 (normal mode, R114 and R115 = 03H)

Parameter		Symbol	Condition	MIN.	TYP. Note	MAX.	Unit
Address hold time		t <sub>AH6</sub>	RS	0			ns
Address setup time		t <sub>AS6</sub>	RS	0			ns
System cycle time		tcyc6		250			ns
Data setup time		t <sub>DS6</sub>	D <sub>0</sub> to D <sub>15</sub>	80			ns
Data hold time		t <sub>DH6</sub>	D <sub>0</sub> to D <sub>15</sub>	0			ns
Access time		tACC6	Do to D <sub>15</sub> , C <sub>L</sub> = 100 pF			110	ns
Output disable time		<b>t</b> он6	Do to D <sub>15</sub> , C <sub>L</sub> = 5 pF	10		100	ns
Enable high pulse width	Read	tewhr	E	140			ns
	Write	tewnw	E	120			ns
Enable low pulse width	Read	tewlr	E	80			ns
	Write	tewlw	Е	60			ns

**Note** TYP. values are reference values when  $T_A = 25$ °C.

**Remarks 1.** The rise and fall times ( $t_r$  and  $t_f$ ) of input signals are rated at 15 ns or less. When using a fast system cycle time, the rated value range is either ( $t_r + t_f$ ) < ( $t_{CYC6}$ — $t_{EWLR}$ — $t_{EWHR}$ ) or ( $t_r + t_f$ ) < ( $t_{CYC6}$ — $t_{EWLW}$ — $t_{EWHW}$ ).

2. All timing is rated based on 20 to 80% of Vcc2.

When Vcc1 = 2.5 to 3.6 V, Vcc2 = 1.7 to 2.5 V, Vcc1 ≥ Vcc2 (normal mode, R114 and R115 = 03H)

Parameter		Symbol	Condition	MIN.	TYP. Note	MAX.	Unit
Address hold time		t <sub>AH6</sub>	RS	0			ns
Address setup time		t <sub>AS6</sub>	RS	0			ns
System cycle time		tcYC6		333			ns
Data setup time		t <sub>DS6</sub>	Do to D <sub>15</sub>	100			ns
Data hold time		t <sub>DH6</sub>	Do to D <sub>15</sub>	0			ns
Access time		t <sub>ACC6</sub>	Do to D <sub>15</sub> , C <sub>L</sub> = 100 pF			150	ns
Output disable time		<b>t</b> он6	Do to D <sub>15</sub> , C <sub>L</sub> = 5 pF	10		150	ns
Enable high pulse width	Read	tewhr	E	160			ns
	Write	tewnw	E	120			ns
Enable low pulse width	Read	tewlr	E	140			ns
	Write	tewlw	E	100			ns

**Note** TYP. values are reference values when  $T_A = 25$ °C.

**Remarks 1.** The rise and fall times ( $t_r$  and  $t_f$ ) of input signals are rated at 15 ns or less. When using a fast system cycle time, the rated value range is either ( $t_r + t_f$ ) < ( $t_{CYC6}$ — $t_{EWLR}$ — $t_{EWHR}$ ) or ( $t_r + t_f$ ) < ( $t_{CYC6}$ — $t_{EWLW}$ — $t_{EWHW}$ ).

2. All timing is rated based on 20 to 80% of Vcc2.

When Vcc1 = 2.5 to 3.6 V, Vcc2 = 2.5 to 3.6 V, Vcc1 ≥ Vcc2 (high-speed RAM write mode, valid only for writing data, R114 and R115 = 03H)

Parameter	Symbol	Condition	MIN.	TYP. Note	MAX.	Unit
Address hold time	t <sub>AH6</sub>	RS	0			ns
Address setup time	t <sub>AS6</sub>	RS	0			ns
System cycle time	tcyc6		62			ns
Data setup time	t <sub>DS6</sub>	Do to D <sub>15</sub>	0			ns
Data hold time	t <sub>DH6</sub>	Do to D <sub>15</sub>	0			ns
Enable high pulse width	tewhr	Е	35			ns
Enable low pulse width	tewlr	Е	20			ns

**Note** TYP. values are reference values when  $T_A = 25$ °C.

**Remarks 1.** The rise and fall times ( $t_r$  and  $t_f$ ) of input signals are rated at 15 ns or less. When using a fast system cycle time, the rated value range is either ( $t_r + t_f$ ) < ( $t_{CYC6}$ — $t_{EWLR}$ — $t_{EWHR}$ ) or ( $t_r + t_f$ ) < ( $t_{CYC6}$ — $t_{EWLW}$ — $t_{EWHW}$ ).

2. All timing is rated based on 20 to 80% of Vcc2.

When Vcc1 = 2.5 to 3.6 V, Vcc2 = 1.7 to 2.5 V, Vcc1 ≥ Vcc2 (high-speed RAM write mode, valid only for writing data)


		, = ( 3				
Parameter	Symbol	Condition	MIN.	TYP. Note	MAX.	Unit
Address hold time	t <sub>AH6</sub>	RS	0			ns
Address setup time	t <sub>AS6</sub>	RS	0			ns
System cycle time	tcyc6		83			ns
Data setup time	t <sub>DS6</sub>	Do to D <sub>15</sub>	0			ns
Data hold time	t <sub>DH6</sub>	Do to D <sub>15</sub>	0			ns
Enable high pulse width	tewhr	E	40			ns
Enable low pulse width	tewlr	Е	30			ns

**Note** TYP. values are reference values when  $T_A = 25$ °C.

**Remarks 1.** The rise and fall times ( $t_r$  and  $t_f$ ) of input signals are rated at 15 ns or less. When using a fast system cycle time, the rated value range is either ( $t_r + t_f$ ) < ( $t_{CYC6}$ — $t_{EWLR}$ — $t_{EWHR}$ ) or ( $t_r + t_f$ ) < ( $t_{CYC6}$ — $t_{EWLW}$ — $t_{EWHW}$ ).

2. All timing is rated based on 20 to 80% of Vcc2.

## (c) Serial interface



 $V_{CC1} = 2.5 \text{ to } 3.6 \text{ V}, V_{CC2} = 1.7 \text{ to } 2.5 \text{ V}, V_{CC1} \ge V_{CC2}$ 

Parameter	Symbol	Condition	MIN.	TYP. Note	MAX.	Unit
Serial clock cycle	tscyc	SCL	250			ns
SCL high-level pulse width	tsнw	SCL	100			ns
SCL low-level pulse width	tsLw	SCL	100			ns
Address hold time	<b>t</b> sah	RS	150			ns
Address setup time	tsas	RS	150			ns
Data setup time	tsps	SI	100			ns
Data hold time	tsdH	SI	100			ns
CS - SCL time	tcss	/CS	150			ns
	tсsн	/CS	150			ns

**Note** TYP. values are reference values when  $T_A = 25$ °C.

 $V_{CC1} = 2.5 \text{ to } 3.6 \text{ V}, V_{CC2} = 2.5 \text{ to } 3.6 \text{ V}, V_{CC1} \ge V_{CC2}$ 

Parameter	Symbol	Condition	MIN.	TYP. Note	MAX.	Unit
Serial clock cycle	tscyc	SCL	150			ns
SCL high-level pulse width	tshw	SCL	60			ns
SCL low-level pulse width	tslw	SCL	60			ns
Address hold time	<b>t</b> sah	RS	90			ns
Address setup time	tsas	RS	90			ns
Data setup time	tsps	SI	60			ns
Data hold time	<b>t</b> sdH	SI	60			ns
CS - SCL time	tcss	/CS	90			ns
	tcsн	/CS	90			ns

**Note** TYP. values are reference values when  $T_A = 25$ °C.

Remarks 1. The rise and fall times of input signal (tr and tr) are rated as 15 ns or less.

2. All timing is rated based on 20 to 80% of  $Vcc_2$ .

## (e) Common

	Parameter	Symbol	Condition	MIN.	TYP. Note1	MAX.	Unit
*	Oscillation frequency	fosc1	Internal oscillator (Rsel = L)	250	450	750	kHz
		fosc2	External resistance connection oscillator (Rsel = H), R = 51 k $\Omega$ Note2		450		kHz
*	Calibration setting time	<b>t</b> cal	Note3	14.6	83	552	μs
	(frame frequency)	(fframeo)		(385.2)	(68.1)	(10.2)	(Hz)
	Frame frequency	fFRAME1	Uncalibrated	38	70	115	Hz
		fFRAME2	Calibrated Note4	72	80	88	Hz
		<b>f</b> FRAME3	Calibrated Note5	77	80	83	Hz
	Reset pulse width at power on	tvr	Vcc₁ or Vcc₂ to /RESET↑	100			ns
	Reset pulse width	trw		100			ns
	Reset time	<b>t</b> R	/RESET↑ to interface operation	100			ns

**Notes 1.** TYP. values are reference values when  $T_A = 25$ °C.


- **★ 2.** The resistor value of "R" is depending on the characteristic of the parasitism capacity such as wiring. It is recommended to determine this value after through evaluation with actual system.
  - 3. The relationship between the frame frequency and the calibration setting time is as follows.

$$f_{\text{FRAME0}} = \frac{1}{t_{\text{cal}} \times 177}$$

- **4.** Measured at  $T_A = -40$  to +85°C, after calibration at frame frequency = 80 Hz,  $T_A = 25$ °C exactly.
- **5.** Measured at ±5°C, after calibration at frame frequency = 80 Hz exactly.

## $\star$ 9. $\mu$ PD161622, 161640, and 161660 CONNECTION DIAGRAM EXAMPLE

Connection diagram examples for the  $\mu$  PD161622, 161640, and 161660 are show below.




## 10. EXAMPLE of $\mu$ PD161622 and CPU CONNECTION


Examples of  $\mu$  PD161622 and CPU connection are shown below.

In the example below, RS pin control in parallel interface mode is described for the case when the least significant bit of the address bus is being used.

(1) i80 series format



(2) M68 series format



#### NOTES FOR CMOS DEVICES -

#### 1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## ② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## **3) STATUS BEFORE INITIALIZATION OF MOS DEVICES**

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

NEC  $\mu$ PD161622

★ Reference Documents

NEC Semiconductor Device Reliability/Quality Control System (C10983E)

Quality Grades On NEC Semiconductor Devices (C11531E)

- The information in this document is current as of June, 2002. The information is subject to change
  without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data
  books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products
  and/or types are available in every country. Please check with an NEC sales representative for
  availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of
  third parties by or arising from the use of NEC semiconductor products listed in this document or any other
  liability arising from the use of such products. No license, express, implied or otherwise, is granted under any
  patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
  purposes in semiconductor product operation and application examples. The incorporation of these
  circuits, software and information in the design of customer's equipment shall be done under the full
  responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
  parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
  agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
  risks of damage to property or injury (including death) to persons arising from defects in NEC
  semiconductor products, customers must incorporate sufficient safety measures in their design, such as
  redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
  - "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
  - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
  - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
  - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).