

BIPOLAR ANALOG INTEGRATED CIRCUIT $\mu PC1830$

FILTER-CONTAINING VIDEO CHROMA, SYNCHRONIZING SIGNAL PROCESSING LSI COMPATIBLE WITH NTSC/PAL SYSTEM

DESCRIPTION

The μ PC1830 is a filter-containing video chroma, synchronizing signal processing LSI compatible with the NTSC/ PAL system. A decoder which converts composite video or separate Y/C video signals into a brightness signal and a color difference signal and outputs the result, and a matrix which comprises independent brightness signal/color difference signal input pins are integrated on one chip.

Decoder output can be used to drive an A/D converter; it is appropriate for picture-in-picture screen signal processing and multimedia boards.

FEATURES

- Contains a trap filter, band-pass filter, delay line, and color difference output low-pass filter. Peripheral parts can be drastically reduced.
- Low power consumption Appropriate for use with digital boards because of 5-V single power supply operation.
- DC control for user adjustment pins Centralized control can be performed by a microcontroller.
- One chip compatible with both NTSC and PAL systems
 Boards common to NTSC and PAL systems can be easily constructed.
- S pin input

Supports composite and separate Y/C video signal inputs.

• Demodulation ratio/demodulation angle change (matrix)

Demodulation ratio/demodulation angle can be selected in response to the NTSC or PAL system.

• Contains color difference tint control Fine adjustment of the demodulation axis can be made for both the NTSC and PAL systems.

ORDERING INFORMATION


Package

μPC1830GT 42-pin plastic shrink SOP (375 mil)


The information in this document is subject to change without notice.

1. SYSTEM BLOCK DIAGRAM

VIDEO CAPTURE SYSTEM BLOCK DIAGRAM



2. BLOCK DIAGRAM



3. PIN CONFIGURATION (Top View)

42-pin plastic shrink SOP (375 mil) μ PC1830GT


			1	
32 fH VCO filter	1	0 \	42	NTSC/PAL switch
32 fH VCO filter	2		41	fsc switch
32 fH VCO filter	3		40	H sync. detect filter
Horizontal AFC filter	4		39	Sync. separation input
GND (synchronous section)	5		38	Contrast control
f∨ 50/60 switch	6		37	Subcolor control
Power supply (synchronous section)	7		36	Composite video signal input
Color killer output	8		35	Power supply (chroma section)
Blanking pulse output	9		34	Separate chroma input
HD pulse output	10		33	GND (chroma section)
VD pulse output	11		32	ACC filter
Y output	12		31	fo adjustment filter
R-Y output	13		30	Chroma APC filter
B-Y output	14		29	fsc VCO input (4.43 MHz)
GND (video section)	15		28	fsc VCO input (3.58 MHz)
Y input	16		27	fsc VCO output
Power supply (video section)	17		26	Color killer filter
R-Y input	18		25	B output
B-Y input	19		24	G output
Color control	20		23	R output
Tint control	21		22	Clamp pulse input

τ. τ π ι	LQUIVALLINI	CIRCUIT DIAGRAMS	
Pin No.	Pin name	Equivalent circuit	Function descriptions
1 2 3	32 fн VCO filter		Pins for connecting a 32 f _H oscillation filter. For resonator, use 500 kHz ceramic resonator in both NTSC and PAL modes. Bias of pin 1 is supplied from pin 2 via an external resistor between pins 1 and 2.
		$2.2 \text{ k}\Omega$ $2.2 \text{ k}\Omega$ $2.2 \text{ k}\Omega$ $3.3 \text{ k}\Omega$	
		Vcc 3 ↓ 1 mA	
4	Horizontal AFC filter	$\begin{array}{c} \downarrow \\ 300 \Omega \\ 300 \Omega \\ 4 \\ 1 \\ 777 \end{array} \xrightarrow{30 k\Omega} \\ 30 k\Omega \\ 30 k\Omega \\ 30 k\Omega \\ 4 \\ 1 \\ 777 \end{array}$	Pin for connecting filter of horizon- tal AFC detector.
5	GND (synchronous section)		Synchronous section ground.

4. PIN EQUIVALENT CIRCUIT DIAGRAMS

Pin No.	Pin name	Equivalent circuit	Function descriptions
6	fv 50/60 switch	Vcc f f f f f f f f	Vertical frequency (fv) switch pin. When the pin voltage is 2.2 V or less, the vertical frequency changes to 50 Hz; when 2.8 V or more, to 60 Hz.
7	Power supply (synchronous section)		Synchronous section power supply.
8	Color killer output	Vcc	Color killer output pin.
9	Blanking pulse output		Horizontal blanking pulse output pin.
10	HD pulse output	$ \begin{array}{c} $	HD pulse output pin
11	VD pulse output	40 kΩ \$\$500 Ω	VD pulse output pin.
12	Y output	Vcc T	Y signal is output. DC level is approx. 2.0 V.
13	R-Y output	12 mA 13 14 ↓ 2 mA	Decoder R-Y and B-Y color difference signal output pins. DC level is approx. 2.5 V.
14	B-Y output		
15	GND (video section)		Video section ground.

Pin No.	Pin name	Equivalent circuit	Function descriptions
16	Y input	Vcc 5 kΩ 16 40 μA	Matrix Y signal input pin. This pin also serves as a clamp pin. Input the signal with C coupling. DC level is approx. 2.0 V.
17	Power supply (video section)		Video section power supply.
18	R-Y input	Vcc ↓ 5 kΩ	Matrix R-Y and B-Y color difference signal input pins. These pins also serve as clamp pins. Input the signals with C coupling. DC level is approx. 2.5 V. Output in PAL mode is "pseud PAL".
19	B-Y input	18 19 <i>π</i> <i>π</i> <i>μ</i> <i>μ</i> <i>μ</i> <i>μ</i> <i>μ</i> <i>μ</i> <i>μ</i> <i>μ</i> <i>μ</i> <i>μ</i>	
20	Color control	V _C C 10 kΩ 40 kΩ ₹	Pin for color adjustment of matrix circuit.
21	Tint control	70 kΩ \$ 70 kΩ \$ 20 +	Pin for tint adjustment of matrix circuit.



Pin No.	Pin name	Equivalent circuit	Function descriptions
28	fsc VCO input (3.58 MHz)	Vcc	fsc VCO input pins. Connect a 3.58 MHz oscillation filter between pins 27 and 28 and a 4.43 MHz
29	fsc VCO input (4.43 MHz)	$\begin{array}{c} & & & & \\ & & & & \\ & & & & \\ & & & & $	oscillation filter between pins 27 and 29. Switch of pin 28 input and pin 29 input is suppressed in response to pin 41 (fsc switch) voltage.
30	Chroma APC filter	$\begin{array}{c} & & & \\ & & & & \\ & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & & \\ & & & & \\ & & & & \\ & & & & & \\ & & & & \\ & & & & \\ & & & & & \\ & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\$	Pin for connecting filter of chroma APC detector.

Pin No.	Pin name	Equivalent circuit	Function descriptions
31	fo adjustment filter	V_{CC}	Pin for connecting filter of fo automatic adjustment loop.
32	ACC filter	V_{CC} $\downarrow 500 \Omega$ $\downarrow 1 k\Omega$ $5 k\Omega$ V_{CC} $\downarrow 0$	Pin for connecting filter of ACC detector.
33	GND (chroma section)		Chroma section ground.
34	Separate chroma input	$\begin{array}{c} V_{CC} \\ \hline \\ \hline \\ 30 \text{ k}\Omega \\ \hline \\ \hline \\ 777 $	Separate chroma signal input pin. This pin also serves as a separate and composite switch input pin. If the pin voltage is set to 3.7 V or more, composite input mode is entered.
35	Power supply (chroma section)		Chroma section power supply.

NEC

Pin No.	Pin name	Equivalent circuit	Function descriptions
36	Composite video signal input	$\begin{array}{c c} & & & & \\ & & & & \\ & & & \\ & & & & & \\ & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ &$	Composite video signal or separate Y signal input pin. This pin also serves as a clamp pin. Input the signal with C coupling. DC level is approx. 2.3 V.
37	Subcolor control	Vcc 10 kΩ 40 kΩ	Decoder color and contrast adjustment pins.
38	Contrast control	37 38 38 38 38 38 38 38 39 39 39 39 39 39 39 39 39 39	
39	Sync. separation input	V_{CC} $5 K\Omega$ $5 K\Omega$ $5 K\Omega$ V_{CC} $5 K\Omega$ V_{CC} V	Input pin of sync. separation circuit.

Pin No.	Pin name	Equivalent circuit	Function descriptions
40	H sync. detect filter	V_{CC} $1 \ K\Omega \neq 10 \ K$	Pin for connecting filter of H sync. detector.
41	fsc switch	$\begin{array}{c} V_{CC} \\ \downarrow \\ $	Pin for controlling fsc VCO input (pins 28, 29) switch. When the pin voltage is 2.8 V or more, the mode changes to the 3.58 MHz mode; when 2.2 V or less, to the 4.43 MHz mode.
42	NTSC/PAL switch	Vcc 42 $5 k\Omega$ 777 $5 k\Omega$ 777 $20 \mu A$	 Pin for controlling switch of NTSC and PAL modes of decoder and matrix. One of the following three combinations of decoder and matrix modes can be selected depending on the value of the pin 42 voltage V42: 1. When V42 = 0 V decoder = PAL matrix = PAL 2. When V42 = 2.5 V decoder = NTSC matrix = NTSC 3. When V42 = 5 V decoder = NTSC matrix = PAL

5. BLOCK OPERATION

5.1 Video Signal Processing Section

(1) Input signal

After coupling by a capacitor (0.22 μ F), a 1 V_{P-P} composite video signal is input to the composite video signal input pin (pin 36).

(2) Clamp circuit

The clamp circuit controls the pedestal voltage level to be constant to make it a reference voltage for the post-stage signal processing.

(3) Chroma trap circuit

Eliminates the chroma signal (NTSC system: approximately 3.58 MHz, PAL system: approximately 4.43 MHz) from a composite video signal and extracts a brightness signal.

(4) Separate/composite switching circuit

Operates as shown in Table 5-1 according to the voltage of the separate chroma input pin (pin 34).

Table 5-1. Operation when Switching Separate/Composite Signals

Separate chroma input pin (pin 34) voltage	Mode	Brightness signal processing	ACC amp input
Less than 3.7 V	Y/C separate input	Without chroma trap	Input from separate chroma
3.7 V or higher	Composite video input	With chroma trap	Input from chroma BPF

(5) Delay circuit

Compensates for the delay between the brightness signal and chroma signal by delaying the brightness signal.

(6) Contrast adjustment circuit


Adjusts the amplitude of the brightness signal output from the Y output pin (pin 12) according to the voltage of the contrast control pin (pin 38).

The control characteristic is shown in Figure 5-1.

Figure 5-1. Contrast Control Characteristic

(a) NTSC mode

(b) PAL mode



5.2 Chroma Signal Processing Section

(1) Input signal

Composite video signal input

After coupling by a capacitor (0.22 μ F), a 1 V_{p-p} composite video signal is input to the composite video signal input pin (pin 36).

• Separate chroma signal input

After coupling by a capacitor (1000 pF), a chroma signal whose burst signal amplitude is 150 mV_{p-p} is input to the separate chroma input pin (pin 34).

(2) Chroma BPF circuit

Separates the chroma signal from a composite video signal.

(3) Separate/composite switching circuit

When the potential of the separate chroma input pin (pin 34) is 3.7 V or higher (in composite mode), switches the ACC amp input from the chroma input pin to the chroma BPF circuit output. Processing of the brightness signal at this time is switched so that it passes through the chroma trap circuit.

Operation when switching separate/composite signals is shown in Table 5-1.


(4) ACC (Auto Color Control) amplification circuit

Extracts the burst signal, detects its level and smoothes the voltage of the ACC filter pin (pin 32) by an external capacitor.

This smoothed voltage controls color gain to keep the amplitude of the burst signal constant.


(5) Subcolor control circuit

According to the voltage of the subcolor control pin (pin 37), controls the amplitude of the chroma signal output from the ACC amplification circuit after separating the burst signal from it, and adjusts the amplitude of the color difference signal output from the R-Y output pin (pin 13) and B-Y output pin (pin 14). This controls color density on the screen. The control characteristic is shown in Figure 5-2.



(a) NTSC mode

(b) PAL mode



(6) Chroma APC (Auto Phase Control) circuit

Detects the phase difference between the burst signal extracted from the chroma signal and the signal from fscVCXO and smoothes the chroma APC filter pin (pin 30) using a capacitor. This smoothed voltage is used to control the fscVCXO oscillation frequency.

(7) Killer detection circuit

Detects the amplitude of the burst signal and executes a mute on the subcolor control circuit when there is no burst signal, preventing it from outputting a chroma signal to avoid color noise. In this case, the output of the color killer output pin (pin 8) is driven high.

The color killer sensitivity is determined by the time constant of a resistor and capacitor connected to the color killer filter pin (pin 26).

(8) IDENT detection circuit

Performs IDENT detection. With IDENT detection, if an NTSC signal (PAL signal in NTSC mode) is input in PAL mode, the color killer turns on and no chroma signal is output.

(9) 3.58 MHz/4.43 MHz VCXO, PAL SW circuit

Switches the fscVCO input pin between pin 28 (for 3.58 MHz) and pin 29 (for 4.43 MHz) by controlling the voltage of the fsc switching pin (pin 41) (2.8 V or higher: 3.58 MHz mode, 2.2 V or below: 4.43 MHz mode) to perform fsc oscillation at 3.58 MHz or 4.43 MHz. VCXO is controlled by the voltage of the chroma APC filter pin (pin 30) smoothed by the chroma APC circuit and its phase is synchronized with the input burst signal.

The PAL SW circuit inverts the phase of a signal on the R-Y demodulation axis every 1H by IDENT detection.

(10) R-Y, B-Y demodulation circuit

Performs demodulation using the chroma signal output from the ACC circuit, an R-Y demodulation axis signal and a B-Y demodulation axis signal output from fscVCXO, and multiplies R-Y by 1.4 and B-Y by 2.03.

5.3 Matrix Section

(1) Input signal

• Brightness input signal

After coupling by a capacitor (0.22 μ F), a brightness signal which has 1 V_{P-P} of video part is input to the Y input pin (pin 16).

• Color difference input signal

After coupling by a capacitor (0.22 μ F), 1 V_{P-P} R-Y and B-Y signals are input to the R-Y and B-Y input pins (pins 18 and 19).


(2) Y, R-Y and B-Y input clamp circuit

Clamps Y, R-Y and B-Y signals when the voltage of the clamp pulse input pin (pin 22) is 2.8 V or higher.

Input a clamp pulse to the clamp pulse input pin (pin 22) in synchronization with the burst section of an input signal as shown in Figure 5-3.

In the application circuit example, adjust the position of the clamp pulse by DELAY (μ PD4538B external variable resistor: 10 k Ω) and the clamp pulse width by PD (μ PD4538B external variable resistor: 10 k Ω).

Figure 5-3. 22-Pin Input Clamp Pulse Waveform



(3) Amplification color control circuit

Adjusts the amplitude of a color difference signal input to the R-Y input pin (pin 18) and B-Y input pin (pin 19) according to the voltage of the color control pin (pin 20). This controls the color density on the screen.

When using a matrix, adjust the color density mainly using this color control and fix the voltage of the subcolor control pin (pin 37) at 2 V (TYP.).

The control characteristic is shown in Figure 5-4.




Figure 5-4. Color Control Characteristic

(4) Tint control circuit


Controls the phase of a color difference signal whose amplitude is adjusted by the color control circuit, in a range of $\pm 45^{\circ}$ according to the voltage of the tint control pin (pin 21), and adjusts tint on the screen.

Table 5-2 shows the demodulation angle and demodulation ratio in each mode and Figure 5-5 shows the control characteristic.

Table 5-2.	Demodulation Angle and Demodulation Ratio when
	Tint Control Pin (Pin 21) Voltage = 2 V (TYP.)

Mode	Demodulation angle (∠R-Y)	Demodulation ratio (R-Y/B-Y)
NTSC	105° (TYP.)	0.75 (TYP.)
PAL	90° (TYP.)	0.61 (TYP.)

Figure 5-5. Tint Control Characteristic



(5) G-Y demodulation circuit

Demodulates G-Y using (R-Y)', (B-Y)' which is color difference signal after tint adjustment and the following expression.

G-Y demodulation expression: $(G-Y) = -0.51 \times (R-Y)' - 0.19 \times (B-Y)'$

(6) RGB matrix circuit

Adds a brightness signal: Y to each of (R-Y)', (B-Y)' and G-Y to create R, G, and B signals.

5.4 Synchronizing Signal Processing Section

(1) Input signal

A composite video signal or brightness signal is input to the synchronizing separate input pin (pin 39) at 1 VP-P.


(2) Sync. separation circuit

Separates the sync. signal from a composite video signal. The slice level can be changed using an external resistor: Rx (see **Figure 5-6**, TYP. = 220 Ω).

The operation of the μ PC1830 sync. separation circuit is explained below.

Figure 5-6 is an equivalent circuit diagram of the μ PC1830 sync. separation circuit.


Figure 5-6. µPC1830 Sync. Separate Input Section Equivalent Circuit



In Figure 5-6, the slice level of sync. separation is determined as follows:

When a negative sync. video signal is input, charge current IsP flows from the μ PC1830 to Co so that the synchronization peak (minimum potential) becomes approximately 2.5 V. The voltage of the sync. separate input pin (pin 39) becomes 2.5 V or higher during a period other than the synchronization peak (minimum potential), thus cutting off transistor TR1 (reducing the collector current of TR1). Consequently, a charge in Co is discharged via Ro and Rx by current Ix during this cut-off period. Figure 5-7 illustrates this situation.

Figure 5-7. Sync. Separation Waveform



Vs in Figure 5-7 represents the slice voltage and can be expressed in the following expression if it is assumed that Co is sufficiently large, and both Ix and IsP are linear.

 $Vs = 2.5 \times (Rx/Ro) \times (T2/T1) [V]$

The μ PC1830 amplifies the part lower than this slice voltage (Vs) to perform sync. separation.

To determine sync. separation sensitivity, change Rx to set Vs. Decreasing Vs is advantageous for separation of the horizontal sync. part, but disadvantageous for separation of the vertical sync. part. On the contrary, increasing Vs may cause a sync. failure (jitter) due to noise (spikes) of the horizontal sync. part. Therefore, it is necessary to optimize the constant in accordance with a signal input. As capacitance Co, select a sufficiently large value compared with the charge/discharge current. However, an excessive value may deteriorate the excessive response characteristic, failing to catch up with drastic APL variations of the input signal.

The larger Rx, the larger the slice level becomes. However, with large Rx if the sync. signal level drops (weak electric field signal, etc.) a video signal may be confused with a sync. signal and sliced, making synchronization unstable (abnormal).

- Caution Since the measuring circuit uses capacitor coupling for input for ease of measurement, it is susceptible to APL variations. Therefore, when configuring the actual circuit, use a Sync Tip clamp circuit in the stage prior to inputting to the emitter follower to stabilize the synchronization peak potential and this will make the circuit more resistant to APL variations.
- (3) Vertical filter circuit

Separates the vertical sync. signal from the sync. signal separated by the sync. separation circuit.

(4) Horizontal sync. detection circuit

Detects the presence of a horizontal sync. signal and changes the AFC time constant.

(5) AFC detection circuit

Performs phase detection on an input sync. signal and f_{H} and outputs the phase difference in voltage. Stops phase detection for 9H of the vertical blanking period.

(6) 32fH VCO

Controls VCO according to the voltage output by the AFC detection circuit and generates 32fH oscillation clocks.

(7) Horizontal/vertical counter circuit

• Horizontal counter circuit

Divides a 32fH signal to generate horizontal timing signals such as HD and BLK signals.

• 525/625 counter circuit

Performs counting at 4fH and generates a vertical timing signal.

Generates VD in 0.75H delay from the falling edge of a vertical sync. signal in an odd field and in 0.75H delay from the falling edge of a vertical sync. signal in an even field.

★

6. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T_A = +25 °C unless otherwise specified)

Parameter	Symbol	Ratings	Unit
Power supply voltage	Vcc	7.0	V
Video input signal voltage	Viy	Vcc	V
Chroma input signal voltage	Vic	Vcc	V
Synchronous separation input signal voltage	Vis	Vcc	V
Control signal voltage	Vlcnt	Vcc	V
Permissible package power dissipation	Po	500 (on board, T _A = +75 °C)	mW
Operating ambient temperature	TA	-20 to +75	°C
Storage temperature	Tstg	-40 to +125	°C

Caution Even if one of the parameters exceeds its absolute maximum rating even momentarily, the quality of the product may be degraded. The absolute maximum rating therefore specifies the upper or lower limit of the value at which the product can be used without physical damages. Be sure not to exceed or fall below this values when using the product.

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage	Vcc		4.5	5.0	5.5	V
Composite video input voltage	Vyc		_	1.0	_	V _{p-p}
Separate chroma input signal voltage	Vc		_	150		mV _{p-p}
Synchronous separation input signal voltage	Vs		_	1.0	_	V _{p-p}
Control signal voltage	Vcont		0	—	Vcc	V
Color difference input voltage	V _{R-Y} V _{B-Y}			1.0		Vp-p

Recommended Operating Conditions

ELECTRICAL SPECIFICATIONS (T_A = +25 \pm 3 °C, Vcc = +5 V unless otherwise specified)

VIDEO	SIGNAL	PROCESSING	SECTION
-------	--------	------------	---------

Parameter	Symbol	Conditions	Input signal	Composite /Separate	fsc (MHz)	PAL or NTSC	MIN.	TYP.	MAX.	Unit
Power supply current	Icc	With no input signal	-	-	_	-	50	70	90	mA
Video voltage gain	Av(comp)	Contrast = max.	Stair step ① (400 mV _{p-p})	Both	3.58/ 4.43	-	10.0	12.0	14.0	dB
Contrast variable range	evc	Max./min. contrast ratio	Stair step ① (400 mV _{P-P})	Both	3.58/ 4.43	-	30	_	_	dB
Video output DC voltage fluctuation when contrast is variable	ΔΕογс	Output DC fluctuation, Contrast = max./min.	Sync. signal (300 mV _{P-P}) only	Both	3.58/ 4.43	_	-	0	±400	mV
Video frequency	fv1	200 kHz/1.8 MHz gain difference,	Sine wave ①	Composite	4.43	-	-4	-2	0	dB
characteristics	fv2	Contrast = max.	(400 mV _{p-p})		3.58	-	-5	-3	0	dB
	fvз	200 kHz/5.5 MHz gain difference,		Separate	4.43	-	0	+2	+4	dB
	f _{v4}	Contrast = max.			3.58	-	-1	+1	+3	dB
Video input DC voltage	Еч	DC voltage of pin 36	Sync. signal (300 mV _P -p)	Both	3.58/ 4.43	-	2.1	2.5	3.0	V
Video output DC voltage	Еуо	Scan period voltage of pin 12 Contrast = max.	only			-	1.7	2.0	2.4	V
Video output DC power supply voltage fluctuation	ΔΕγον	Evo change when Vcc changes from 4.5 to 5.5 V Contrast = max.	Sync. signal (300 m V _{P-P}) only	Both	3.58/ 4.43	-	_	0	±100	mV
Video output gain power supply voltage fluctuation	ΔΑνν	Video voltage gain change when Vcc changes from 4.5 to 5.5 V, Contrast = max.	Stair step ① (400 mV _{P·P})	_	_	-	-0.5	0.0	+0.5	dB
Trap attenuation amount	Δdt	Gain difference of 200 kHz/3.58 MHz and 200 kHz/4.43 MHz Contrast = max.	Sine wave ① (400 mV _{P·P})	Composite	3.58/ 4.43	-	-20	_	_	dB

CHROMA SECTION

(1/3)

											(1/3)
Parameter	Symbol	Conditions	Input	signal	Composite /Separate	fsc (MHz)	PAL or NTSC	MIN.	TYP.	MAX.	Unit
Acc amplitude characteristics	Acc1	B-Y output level fluctuation.	bar	Burst 600 mV _{PP}	Composite	4.43	-	-2.0	0.0	+2.0	dB
	Acc2	With reference to burst 300 mV _{P-P} .	2	Burst 30 mV _{P-P}		3.58	-	-7.0	-3.0	+1.0	dB
	Ассз			Burst 600mV _{PP}			-	-2.0	0.0	+2.0	dB
	Acc4			Burst 30 mV _{P-P}			-	-7.0	-3.0	+1.0	dB
	Acc5	B-Y output level fluctuation.		Burst 300 mV _{PP}	Separate	4.43	-	-2.0	0.0	+2.0	dB
	Acc6	With reference to burst 300 mV _{p-p} .	Burst 15 mV _{P-P}			-	-7.0	-3.0	+1.0	dB	
	Асс7			Burst 300 mV _{PP}		3.58	-	-2.0	0.0	+2.0	dB
	Асса			Burst 15 mV _{P-P}			-	-7.0	-3.0	+1.0	dB
Color killer setting point	Өкрс	Level at which killer output goes high with	Color	bar (1)	Composite	4.43	PAL	-48	-40	-32	dB
e		burst signal 300 mV $_{\rm P\mbox{-}p}$ set to 0 dB.				3.58	NTSC	-48	-40	-32	dB
	Өкрз	Level at which killer output goes high with			Separate	4.43	PAL	-48	-40	-32	dB
		burst signal 150 mV _{p-p} set to 0 dB.				3.58	NTSC	-48	-40	-32	dB
Color killer color remainder	еок	B-Y output remaining level when killer output is high.	Color	bar (1)	_	_	-	0	_	50	mV _{p-p}
Color killer output, high	Ескн	Color killer output level when color killer is ON, $I_{OH} = -200 \ \mu A.$		-	-	-	-	3.9	4.05		V
Color killer output, low	Eckl	Color killer output level when color killer is OFF, $I_{OL} = +200 \ \mu A$.		-	_	-	-		0.5	0.6	V
Subcolor control variable range	ecc	B-Y output level ratio of max./min. subcolor.	Color	bar (1)	Composite	4.43	-	30	45	_	dB
Subcolor control color remainder	eoc	B-Y output remaining subcolor difference level, Color = min.	Color	bar 1	Composite	4.43	-	0	-	50	mV _{p-p}
APC pull-in range	fsp	APC pull-in frequency	Color	bar (1)	Composite	4.43	PAL	±400	±600	_	Hz
		range when burst chroma frequency				3.58	NTSC	±400	±600	-	Hz
		changes. (f _{sc} = reference)			Separate	4.43 3.58	PAL NTSC	±400 ±400	±600 ±600	-	Hz Hz
VCO control sensitivity	βs	Calculate from oscillation freq. when		-	-	4.43	-	1.0	1.2	1.4	Hz/mV
		APC filter pin voltage is 2.3/2.7 V.				3.58	-	1.0	1.2	1.4	Hz/mV

				1		÷			-	(2/3)
Parameter	Symbol	Conditions	Input signal	Composite /Separate	fsc (MHz)	PAL or NTSC	MIN.	TYP.	MAX.	Unit
VCO free-running	fs	VCO oscillator freq.	Sync. signal	-	4.43	-	±400	-	-	Hz
frequency			$(300 \text{ mV}_{P-P}) \text{ only}$		3.58	-	±400	_	-	Hz
PAL mode demodu- lation ratio	(R-Y) B-Y)DP	R-Y/B-Y output ratio	Rainbow color bar	Composite	4.43	PAL	0.9	1.0	1.1	Times
NTSC mode demodulation ratio	(R-Y) B-Y) DN	-	(300 mV _{p-p})		3.58	NTSC	0.9	1.0	1.1	Times
PAL mode demodulation angle	∠R-Y _{DP}	R-Y demodulation angle	Rainbow color bar	Composite	4.43	PAL	85	90	95	deg
NTSC mode demodulation angle	∠R-Ydn	-	(300 mV _{p-p})		3.58	NTSC	85	90	95	deg
Maximum color difference output	евүм	Subcolor = max.	Rainbow color bar (300 mV _{P-P})	Composite	4.43	-	1.3	1.6	1.9	V _{p-p}
Color difference output remaining carrier level	C CAR	R-Y, B-Y output remaining carrier level	-	-	3.58	NTSC	0	_	100	mV _{p-p}
Color difference output remaining harmonic level	C HAR	Output remaining harmonic level, R-Y, B-Y = 1 V _{P-P}	Color bar ①	-	3.58	NTSC	0	_	100	mV _{p-p}
Color difference output frequency characteristics	fcp	Δf = 50/500 kHz R-Y, B-Y output level ratio	Since wave ② (400 mV _{P-P})	Composite	4.43 3.58	PAL NTSC	-5	-3	0	dB
	fcs	$\Delta f = 50 \text{ kHz/1 MHz}$ R-Y, B-Y output level	-	Separate	4.43	PAL	-5	-3	0	dB
		ratio			3.58	NTSC				
Blanking stage difference	e blk	Subcolor = max. R-Y/B-Y output blank period/scan period DC voltage difference	Burst (300 mV _P .p) only	-	4.43	PAL	_	0	20	mV
Line fluctuation	ΔΕογγ	Subcolor = max. Scan period DC voltage difference at every horizontal scanning period of R-Y output	Burst (300 mV _{P-P}) only	_	4.43	PAL	_	0	20	mV
Color difference output pin voltage	Eory	R-Y output DC voltage, With no signal	-	_	4.43	PAL	2.2	2.5	3.0	V
	Еову	B-Y output DC voltage, With no signal								
Color difference output pin voltage fluctuation with	ΔΕογγν	EORY change when Vcc changes from 4.5 to 5.5 V	-	-	4.43	PAL		0	±100	mV
power supply fluctuation	ΔЕовуν	EOBY change when Vcc changes from 4.5 to 5.5 V						0	±100	mV

										(3/3)
Parameter	Symbol	Conditions	Input signal	Composite /Separate	fsc (MHz)	PAL or NTSC	MIN.	TYP.	MAX.	Unit
Separate chroma input pin voltage	Eic	DC voltage of pin 34	-	Separate	_	-	1.2	1.5	1.8	V
Separate chroma input resistance	Ric	Calculate from input when EIC \rightarrow EIC + 2 V	-	Separate	-	-	26	35	44	kΩ
Separate/composite change threshold voltage	Еістн	Voltage of pin 34 at which separate/ composite mode is changed	-	_	3.58	NTSC	3.1	3.4	3.7	V

SYNCHRONOUS SECTION

Parameter	Symbol	Conditions	Input signal	Composite /Separate	fsc (MHz)	PAL or NTSC	MIN.	TYP.	MAX.	Unit
Sync. separation input DC voltage	Eis	Sync. separation input DC voltage at no signal	-	-	-	-	2.25	2.55	2.85	V
H sync. pull-in range	fнp	Frequencies at which horizontal AFC can be pulled, H sync width = $4.8 \ \mu s$	Sync. signal (300 mV _P -p) only	_	_	_	±400	-	-	Hz
Horizontal VCO control sensitivity	βн	Calculated from HD output frequency change when horizontal AFC filter pin voltage changes from 2.9 to 3.4 V, With no signal	_	_	_		1.2	1.5	1.9	Hz/mV
Horizontal VCO free-running freq.	fн	Difference for 15.680 kHz of HD output frequency, With no signal	_	-	-	_	-200	0	+200	Hz
Horizontal VCO free-running freq. fluctuation with power supply voltage fluctuation	Δfнv	Change of fH when Vcc changes from 4.5 to 5.5 V	-	_	_	_		0	±50	Hz
HD pulse output, high	Енрн	Іон = -200 μА	Sync. signal (300 mV _{P·P})only	-	-	-	3.9	4.05	_	V
HD pulse output, low	EHDL	IoL = +200 μA	Sync. signal (300 mV _{PP})only	-	-	-	-	0.5	0.6	V
HD pulse output width	twнd	When HD pulse rising, falling is 2.5 V	Sync. signal (300 mV _{P·P})only	-	-	-	3.9	4.4	4.9	μs
Blanking pulse output, high	Евін	Іон = -200 μА	Sync. signal (300 mV _P .p)only	-	-	-	3.9	4.05	_	V
Blanking pulse output, low	Ebli	lo∟ = +200 μA	Sync. signal (300 mV _{P-P})only	-	-	-	_	0.5	0.6	V
Blanking pulse output, width	twвL	When blanking pulse rising, falling is 2.5 V	Sync. signal (300 mV _P .p)only	-	-	-	9.9	10.4	10.9	μs
Vertical free-running frequency	fv1	H sync. detect filter pin voltage = 0 V	Sync. separate input of 3.5 V	-	-	-	-	fн/368	-	Hz
(in 50-Hz mode)	fv2	H sync. detect filter pin voltage = 5 V		-	-	-	-	fн/352	-	Hz
	fvз	H sync. detect filter pin voltage = 0 V	Sync. separate input of -1 mA	-	-	-	_	fн/272	_	Hz
	fv4	H sync. detect filter pin voltage = 5 V		-	-	-	-	fн/288	-	Hz

Remark	For the input signal,	see Measuring Input Signal.
--------	-----------------------	-----------------------------

										(2/2)
Parameter	Symbol	Conditions	Input signal	Composite /Separate	fsc (MHz)	PAL or NTSC	MIN.	TYP.	MAX.	Unit
Vertical free-running frequency	fv5	H sync. detect filter pin voltage = 0 V	Sync. separate input of 3.5 V	-	_	-	_	fн/296	_	Hz
(in 60-Hz mode)	fv6	H sync. detect filter pin voltage = 5 V		-	_	-	_	fн/288	_	Hz
	fv7	H sync. detect filter pin voltage = 0 V	Sync. separate input of -1 mA	-	_	-	_	fн/232	_	Hz
-	fv8	H sync. detect filter pin voltage = 5 V		-	_	-	_	fн/240	-	Hz
VD pulse output, high	Еурн	Іон = -200 μА	Sync. signal of 300 mV _{P-P}	-	_	-	3.9	4.05	-	V
VD pulse output, low	Evdl	lo _L = +200 μA		-	_	-	_	0.5	0.6	V
Even field VD pulse output width	twvde		Sync. signal of 300 mV _{P-P}	-	_	-	_	5.5	-	Н
Odd field VD pulse output width	twvdo			-	_	-	-	6.0	-	Н

MODE CONTROL SECTION

Parameter	Symbol	Conditions	Input signal	Composite /Separate	fsc (MHz)	PAL or NTSC	MIN.	TYP.	MAX.	Unit
NTSC/PAL mode switch threshold voltage	Epni	Voltage of pin 42 at which both decoder and matrix changes to NTSC or PAL mode simultaneously.	-	_	_	_	1.37	1.67	1.97	V
	Epn2	Voltage of pin 42 at which only matrix changes to NTSC or PAL mode and decoder remains in NTSC mode.	-	_	_	_	3.03	3.33	3.63	V
NTSC/PAL mode switch input pin current	lipn	Input current of pin 42.	_	-	-	-	-0.5	+0.2	+2.0	μA
Subcarrier frequency switch threshold voltage	Esc	Voltage of pin 41 at which fsc 3.58/4.43 mode is changed.	_	-	_	_	2.2	2.5	2.8	V
Subcarrier frequency switch input pin current	lisc	Input current of pin 41.	-	-	-	_	-2.0	-0.2	+0.5	μA
Vertical frequency switch threshold voltage	Efv	Voltage of pin 6 at which fv 50/60 mode is changed.	-	_	_	_	2.2	2.5	2.8	V
Vertical frequency switch input pin current	lifv	Input current of pin 6.	-	-	_	_	-2.0	-0.2	+0.5	μA

NTSC/PAL MODE SETTING

SW setting of pin 42	Voltage of pin 42	Decoder mode	Matrix mode
Mode 1	Lower than EPN1	PAL	PAL
Mode 2	Between Epn1 and Epn2	NTSC	NTSC
Mode 3	Higher than EPN2	NTSC	PAL

VERTICAL FREQUENCY (fv) SWITCHING

Voltage of pin 6	Vertical frequency fv
Lower than EFV	50 Hz
Higher than EFV	60 Hz

SUBCARRIER FREQUENCY (fsc) SWITCHING

Voltage of pin 41	Subcarrier frequency fsc
Lower than Esc	4.43 MHz
Higher than Esc	3.58 MHz

MATRIX SECTION

Parameter	Symbol	Conditions	Input signal	Composite /Separate	fsc (MHz)	PAL or NTSC	MIN.	TYP.	MAX.	Unit
Original color output Y voltage gain	Ay	B output voltage gain.	Y:stair step ② (1 V _{P·P})	-	_	-	-2.0	0.0	+2.0	dB
Y voltage gain RGB output mutual difference	ΔAyrgb	Mutual difference of R, G, and B output voltage gains.	Y:stair step ② (1 V _P .p)	-	_	_	-1.0	0.0	+1.0	dB
Y voltage gain fluctuation with power supply voltage fluctuation	ΔΑΥν	Difference between B output voltage gain and Ay under the same conditions as Ay except that Vcc = 4.5 V, 5.5 V.	Y:stair step (2) (1 V _{P-P})	_	_	_	-0.5	0.0	+0.5	dB
Y frequency characteristics	fy	200 kHz/6 MHz B output gain difference.	Sine wave ④ (1 V _P . _p)	-	_	-	0	-3	-5	dB
B output color difference voltage gain	Ав	B output voltage gain. Tint control voltage 2.0 V, Color = max.	B-Y: stair step ① (400 mV _{P-P})	-	_	-	4.0	6.0	8.0	dB
Color control variable range	есм	Difference between B output gain and A _B . Tint control voltage 2.0 V, Color = min.	B-Y: stair step ① (400 mV _{p-p})	_	_	-	35	45	_	dB
Color control color remainder	еосм	B output remaining color difference level. Tint control voltage 2.0 V, Color = min.	B-Y: stair step ① (400 mV _{p-p})	_	-	-	0	5	50	mV _{p-p}
Color difference voltage gain fluctuation with power supply voltage fluctuation	ΔАвν	Difference between each B output voltage gain and AB under the same condition as AB except that Vcc is changed from 4.5 to 5.5 V	B-Y: stair step ① (400 mV _{P-P})	_	_	_	-0.5	0.0	+0.5	dB
Color difference freq. characteristics	fв	B output gain difference when freq. changes from 200 kHz to 6 MHz. Tint control voltage 2.0 V, Color = max.	B-Y: sine wave ③ (400 mV _{P-P})	_	_	_	0	-3	-5	dB
Tint control	етмах.	See Note.	Stair step ①	-	-	PAL/	+35	-	-	deg
variable range	C TMIN.	Color = max.	(400 mV _{p-p})			NTSC	-	-	-35	deg

Note B demodulation angle ϕ_B is obtained from B output signal voltages using the following expressions:

B demodulation angle $\phi_{\rm B} = \tan^{-1} \frac{B_1}{B_2}$

Where, B1: B output signal voltage when signal is input only to R-Y B2: B output signal voltage when signal is input only to B-Y,

etmax. and etmin. are obtained from the $φ_B$ values using the following expressions:

 $e_{\text{TMAX.}} = \phi_{B(4)} - \phi_{B(2)}, e_{\text{TMIN.}} = \phi_{B(2)} - \phi_{B(10)}$

Where, $\phi_{B(0)}$, $\phi_{B(2)}$, $\phi_{B(4)}$: ϕ_{B} values when tint control voltage is 0, 2, 4 V, respectively.

	_		-	-	-					(2/2)
Parameter	Symbol	Conditions	Input signal	Composite /Separate	fsc (MHz)	PAL or NTSC	MIN.	TYP.	MAX.	Unit
PAL mode demodulation ratio	$\left(\frac{R-Y}{B-Y} \right) P$	Tint control = 2 V, Color = max.	Stair step ① (400 mV _{p-p})	-	_	PAL	0.50	0.56	0.62	Times
	$\left(\frac{G-Y}{B-Y} \right) P$	See Note1.					0.31	0.35	0.39	Times
PAL mode	∠R-Ymp						85	90	95	deg
demodulation angle	∠G-Ymp						228	237	246	deg
NTSC mode demodulation ratio	$\left(\begin{array}{c} R-Y\\ \overline{B-Y} \end{array} \right)$ MN					NTSC	0.69	0.75	0.83	Times
	(G-Y) (B-Y) MN						0.22	0.25	0.28	Times
NTSC mode	∠R-Үмм						100	105	110	deg
demodulation angle	∠G-Ymn						238	247	256	deg
Clamp pulse input threshold voltage	Eclp	Note 2	-	-	_	_	2.1	2.5	2.9	V
R-Y input pin voltage	Eryi		-	-	-	-	2.1	2.5	2.9	V
B-Y input pin voltage	Евчі		-	-	-	-	2.1	2.5	2.9	V
R output pin voltage	Ero		-	-	-	-	1.6	2.0	2.4	V
G output pin voltage	Ego		-	-	-	-	1.6	2.0	2.4	V
B output pin voltage	Ево		-	-	-	-	1.6	2.0	2.4	V
DC difference voltage between R, G, B outputs	ΔЕх-у	Maximum value of difference voltages between ERO, EGO, and EBO	_	-	-	_			300	mV
RGB output DC fluctuation in color control mode	ΔErgbc	Maximum value of E _{RO} , E _{GO} , E _{BO} fluctuation Color control = max./min. Tint control = 2.0 V	-	_	_	_	_	0	±300	mV
RGB output DC fluctuation in tint control mode	ΔErgbt	Maximum value of E _{RO} , E _{GO} , E _{BO} fluctuation Tint control = max./typ./min. Color control = max.	_	-	_	_	_	0	±300	mV
Y input DC fluctuation in color control mode	ΔΕνις	Color control = max./min. Tint control = 2.0 V	-	-	_	-	_	0	±300	mV
Y input DC fluctuation in tint control mode	ΔΕγιτ	Tint control = max./typ./min. Color control = max.	-	-	_	_	_	0	±300	mV
Y input pin voltage	Eyi		-	-	_	-	1.6	2.0	2.4	V

(2/2)

Notes 1. From R, G and B output voltages R1, G1 and B1 when signal is input only to R-Y and R, G, and B output voltages R2, G2 and B2 when signal is input only to B-Y, R, G, B demodulation ratio and demodulation angles are obtained by the following expressions:


$$\begin{pmatrix} \frac{R-Y}{B-Y} \end{pmatrix} = \sqrt{\frac{R1^2 + R2^2}{B1^2 + B2^2}} , \ \begin{pmatrix} \frac{G-Y}{B-Y} \end{pmatrix} = \sqrt{\frac{G1^2 + G2^2}{B1^2 + B2^2}}$$
$$\angle R - Y = -\tan^{-1}\frac{R^2}{R_1} - \tan^{-1}\frac{B_1}{B_2} + 90^{\circ}$$
$$\angle G - Y = -\tan^{-1}\frac{G_1 - \sqrt{3}G_2}{\sqrt{3}G_1 + G_2} - \tan^{-1}\frac{B_1}{B_2} + 240^{\circ}$$

2. Clamp pulse input voltage which gets 80 μ A or more at Y input pin voltage = Vcc.

Measuring Input Signal


- Stair step
 - 1 400 mV_{p-p}


2 1 Vp-p



- Color bar
 - 1


 $\textcircled{2} \quad \text{Variable burst or chroma signal amplitude} \\$





Variable burst or chroma signal amplitude


• Rainbow color bar (300 mV_{p-p})




• Burst (300 mV_{p-p}) only



Timing chart (horizontal period)




Timing chart (vertical period/standard signal input)



Remark H represents horizontal scanning period.


7.



Example 1




Example 2 (for NTSC limited use)



36


µPC1830



37



Example 4 (When RGB matrix section not used)



8. OPERATING PRECAUTIONS

8.1 µPC1830 External Components

(1) Resistors

Use E24 series resistors (approximately 5% precision) of 1/4 W or higher.

(2) Capacitors

· Ceramic capacitors of 1000 pF or below

Capacitors used for the time constant circuit. Basically use E12 series (10% precision) ones with the center value = 0 in nominal temperature characteristic.

• Ceramic capacitors of 1000 pF or higher

Equivalent to capacitors for non-critical time constant circuits and for clamp, and bypass capacitors between power supply and GND. Use E12 series (10% precision) ones. Use a type whose capacitance is not extremely affected by temperature variations (ie. with an excellent temperature characteristic).

• Electrolytic capacitors

Use E6 series (20% precision) ones. Use ones whose capacitance is not extremely affected by temperature variations (ie. with an excellent temperature characteristic).

(3) Crystal resonators

Use crystal resonators of 16 pF load type as shown below.

- For PAL : 4.433 619 MHz (model name: HC-49/U, manufactured by Kinseki, Ltd.)
- For NTSC : 3.579 545 MHz (model name: TQC203A-8R (HC-49/U-10 type), manufactured by Toyo Communication Equipment Co., Ltd.)

Note that use of crystal resonators other than the above may deteriorate electrical characteristics.

(4) Ceramic resonators

Use ceramic resonators as shown below.

• CSB500 F23 (manufactured by Murata Mfg. Co., Ltd.)

Note that use of ceramic resonators other than the above may deteriorate mainly electrical characteristics of the sync. section.

8.2 µPC1830 Pattern Wiring

(1) GND line

Solid grounding should be applied to three GNDs: synchronous section GND (pin 5), video section GND (pin 15) and chroma section GND (pin 33). They should not be connected to other digital GNDs except the one point of origin. Use thick connection (thick through hole) for each GND pin of the IC.

When an emitter follower circuit, amplifier, etc. is connected to the color difference output stage or RGB output stage, separate the solid ground of the output stage from that of the IC output stage.

(2) Power supply line

The three analog power supplies, synchronous section power supply (pin 7), video section power supply (pin 17) and chroma section power supply (pin 35) should be independent of each other and unified at the supply source. Ensure that there is no unnecessary routing.

Separate the digital section power supply from the analog section power supply and connect them only at one point.

(3) Signal line


In order to avoid signal cross talk, ensure that the color difference signal line (pins 12, 13, and 14) and RGB signal line (pins 23, 24, and 25) are not placed close to or in parallel with the digital signal line or HD (pin 10), VD (pin 11) and BLK (pin 9) lines, or cross those lines.

(4) Placement of peripheral components of each pin

Place components which are connected with pins 1, 2, 5, 7, 15, 16, 17, 18, 19, 23, 24, 25, 28, 29, 33, 34, and 35 close to the IC. When the placed components are connected to the power supply line or other lines, route low-impedance lines and make sure that the thickest possible lines are used for connection with the IC pins.


9. PACKAGE DRAWING

42 PIN PLASTIC SHRINK SOP (375 mil)



detail of lead end





NOTE

Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.

		S42GT-80-375B-1
ITEM	MILLIMETERS	INCHES
A	18.16 MAX.	0.715 MAX.
В	1.13 MAX.	0.044 MAX.
С	0.8 (T.P.)	0.031 (T.P.)
D	$0.35^{+0.10}_{-0.05}$	0.014 ^{+0.004} 0.003
E	0.125±0.075	0.005±0.003
F	2.9 MAX.	0.115 MAX.
G	2.5±0.2	0.098+0.009
Н	10.3±0.3	0.406 ^{+0.012} -0.013
Ι	7.15±0.2	0.281 ^{+0.009} _{-0.008}
J	1.6±0.2	0.063±0.008
К	$0.15^{+0.10}_{-0.05}$	0.006 ^{+0.004} 0.002
L	0.8±0.2	0.031 ^{+0.009} 0.008
М	0.10	0.004
N	0.10	0.004

10. RECOMMENDED SOLDERING CONDITIONS

When soldering this product, it is highly recommended to observe the conditions as shown below. If other soldering processes are used, or if the soldering is performed under different conditions, please make sure to consult with our sales offices.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).

Surface Mount Device

µPC1830GT: 42-pin plastic shrink SOP (375 mil)

Process	Conditions	Symbol
Infrared ray reflow	Peak temperature: 235 °C or below (Package surface temperature), Reflow time: 30 seconds or less (at 210 °C or higher), Maximum number of reflow processes: 2 times.	IR35-00-2
Vapor phase soldering	Peak temperature: 215 °C or below (Package surface temperature), Reflow time: 40 seconds or less (at 200 °C or higher), Maximum number of reflow processes: 2 times.	VP15-00-2
Partial heating method	Pin temperature: 300 °C or below, Heat time: 3 seconds or less (Per each side of the device).	—

Caution Apply only one kind of soldering condition to a device, except for "partial heating method", or the device will be damaged by heat stress.

[MEMO]

NEC

The application circuits and their parameters are for reference only and are not intended for use in actual design-ins.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

- Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.