

UM6551

Asynchronous Communication Interface Adapter (ACIA)

Features

- On-chip baud rate generator: 15 programmable baud rates derived from a standard 1.8432 MHz external crystal (50 to 19,200 baud)
- Programmable interrupt and status register to simplify software design
- Single +5 volt power supply
- Serial echo mode
- False start bit detection
- 8-bit, bi-directional data bus for direct communica

General Description

The UM6551 is an Asynchronous Communication Adapter (ACIA) intended for interfacing the 6500/6800 microprocessor families to serial communication data sets and


Pin Configuration

Block Diagram

tion with the microprocessor

- External 16x clock input for non-standard baud rates (up to 125k baud)
- Programmable: word lengths; number of stop bits; parity bit generation and detection
- Data set and modem control signals provided
- Parity: (odd, even, none, mark, space)
- Full-duplex or half-duplex operation
- 5, 6, 7, 8, and 9 bit transmission

modems. A unique feature is the inclusion of an on-chip programmable baud-rate generator, with a crystal being the only external component required.





Absolute Maximum Ratings*

Supply Voltage0.3V to +7.0V
Input/Output Voltage0.3V to +7.0V
Operating Temperature
Storage Temperature

*Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. Characteristics

 $(V_{CC} = 5.0V \pm 5\%, T_A = 0-70^{\circ}C, unless otherwise noted)$

Characteristics	Symbol	Min.	Тур.	Max.	Units
Input High Voltage	VIH	2.0	-	Vcc	V
Input Low Voltage	VIL	-0.3	-	0.8	V
Input Leakage Current: $V_{IN} = 0$ to 5V (ϕ 2, R/W, RES, CS ₀ , CS ₁ , RS ₀ , RS ₁ , CTS, R×D, DCD, DSR)	IIN	-	± 1.0	± 2.5	μA
Input Leakage Current for High Impedance State (Three State)	TSI	—	± 2.0	± 10.0	μA
Output High Voltage: I _{LOAD} = -100µA (DB ₀ -DB ₇ , TxD, RxC, RTS, DTR)	V _{OH}	2.4	-	-	V
Output Low Voltage: I _{LOAD} = 1.6mA (DB ₀ -DB ₇ , TxD, RxC, RTS, DTR, IRQ)	V _{OL}	-	—	0.4	V
Output High Current (Sourcing): V _{OH} = 2.4V (DB ₀ -DB ₇ , TxD, RxC, RTS, DTR)	юн	-100	-	-	μΑ
Output Low Current (Sinking): V _{QL} = 0,4V (DB ₀ -DB ₇ , TxD, RxC, RTS, DTR, IRQ)	IOL	1.6	-	-	mA
Output Leakage Current (Off State): V _{OUT} = 5V (IRQ)	OFF	-	1.0	10.0	μΑ
Clock Capacitance (¢2)	C _{CLK}	-	-	20	рF
Input Capacitance (Except XTAL 1 and XTAL2)	C _{IN}	_	—	10	рF
Output Capacitance	Соит	-	-	10	pF
Power Dissipation (See Graph) ($T_A = 0^{\circ}C$) $V_{CC} = 5.25V$	PD	-	170	300	mW




Figure 1. Power Dissipation vs. Temperature



UM6551




Figure 2. "Write" Timing Characteristics

Write Cycle

($V_{CC} = 5.0V \pm 5\%$, $T_A = 0$ to 70°C, unless otherwise noted)

Characteristics	Symbol	UM	6551	UM6	Units	
Cilaracteristics	Symbol	Min.	Max.	Min.	Max.	Units
Cycle Time	tCYC	1.0	-	0.5	-	μs
¢2 Pulse Width	tC	400	-	200	-	ns
Address Set-Up Time	tACW	120	-	70	-	ns
Address Hold Time	tCAH	0	-	0	-	ns
R/W Set-Up Time	tWCW	120		70	-	ns
R/W Hold Time	tCWH	0	-	0		ns
Data Bus Set-Up Time	^t DCW	150	-	60	-	ns
Data Bus Hold Time	tHW	20	-	20	-	ns


 $(t_r \text{ and } t_f = 10 \text{ to } 30 \text{ ns})$

Crystal Specification

- 1. Temperature stability ± 0.01% (0° to 70°C)
- 2. Characteristics at 25°C ± 2°C
 - a. Frequency (MHz) 1.8432
 - b. Frequency tolerance (±%) 0.02
 - c. Resonance mode Series
 - d. Equivalent resistance (ohm) 400 max.
 - e. Drive level mW 2
 - f. Shunt capacitance pF 7 max.
 - g. Oscillation mode Fundamental

No external components should be in the crystal circuit

Clock Generation



INTERNAL CLOCK

EXTERNAL CLOCK



UM6551





Figure 3. "Read" Timing Characteristics

Read Cycle


(V_{CC} = 5.0V \pm 5%, T_A = 0 to 70°C, unless otherwise noted)

Characteristics	Symbol	UM6551		UM6	Units	
Characteristics	3911001	Min.	Max.	Min.	Max.	Units
Cycle Time	tCYC	1.0	-	0.5	_	μs
Pulse Width (¢2)	tC	400	_	200	-	ns
Address Set- Up Time	tACR	120	-	70	-	ns
Address Hold Time	^t CAR	0	-	0	_	ns
R/W Set-Up Time	tWCR	120	-	70	-	ns
Read Access Time (Valid Data)	^t CDR	-	200	-	150	ns
Read Data Hold Time	tHR	20	-	20		ns
Bus Active Time (Invalid Data)	tCDA	40	_	40	-	ns


Test Load




OPEN COLLECTOR OUTPUT TEST LOAD

















Note: RxD rate is 1/16 RxC rate

Figure 4c. "Receive" External Clock Timing

Transmit/Receive Characteristics

Characteristics	Chumberl	UM	6551	UM6	Unit	
Characteristics	Symbol	Min.	Max.	Min.	Max.	Unit
Transmit/Receive Clock Rate	tCCY	400*	-	400*	-	ns
Transmit/Receive Clock High Time	tCH	175	-	175	-	ns
Transmit/Receive Clock Low Time	tCL	175	-	175	-	ns
XTAL1 to TxD Propagation Delay	tDD	-	500	-	500	ns
Propagation Delay (RTS, DTR)	tDLY	-	500	-	500	ns
IRQ Propagation Delay (Clear)	tirq	-	500	-	500	ns

 $(t_r, t_f = 10 \text{ to } 30 \text{ ns input clocks only})$

* The baud rate with external clocking is: Baud Rate = $\frac{16 \times T_{CCV}}{16 \times T_{CCV}}$

Interface Signal Description

RES (Reset)

During system initialization, a low on the RES input will cause internal registers to be cleared.

\$\$\phi\$ 2 (Input Clock)\$

The input clock is the system $\phi 2$ clock and is used to trigger all data transfer between the system microprocessor and the UM6551.

R/W (Read/Write)

The R/W is generated by the microprocessor and is used

to control the direction of data transfer. A high on the R/\overline{W} pin allows the processor to read the data supplied by the UM6551. A low on the R/\overline{W} pin allows a write to the UM6551.

IRQ (Interrupt Request)

The IRQ pin is an interrupt signal from the interrupt control logic. It is an "open drain" output, permitting several devices to be connected to the common IRQ microprocessor input. Normally a high level, IRQ goes low when an interrupt occurs.



DB₀-DB₇ (Date Bus)

The $DB_0 \cdot DB_7$ pins are the eight data lines used for transfer of data between the processor and the UM6551. These lines are bi-directional and are normally high-impedance, except during Read cycles, when selected.

CS₀, CS₁ (Chip Selects)

The two "chip select" inputs are normally connected to the processor address lines either directly or through decoders. The UM6551 is selected when CS_0 is high

and \overline{CS}_1 is low.

RS₀, RS₁ (Register Selects)

The two "register select" lines are normally connected to the "processor address" lines to allow the processor to select the various UM6551 internal registers. The following table indicates the internal "register select" coding:

RS ₁	RS ₀	Write	Read	
0	0	Transmit Data Register	Receiver Data Register	
0	1	Programmed Reset (Data is ''Don't Care'')	Status Register	
1	0	Command Register		
1	1	Control	Register	

Register Select Coding

The table shows that only the "Command" and "Control" registers are read/write. The "Programmed Reset" operation does not cause a data transfer, but is used to clear the UM6551 registers. The Programmed Reset is slightly different from the Hardware Reset (RES). These differences are described in the individual register definitions.

ACIA/Modem Interface Signal Description

XTAL1, XTAL2 (Crystal Pins)

These pins are normally directly connected to the external crystal (1.8432 MHz) used to derive the various baud rates. Alternatively, an externally generated clock may be used to drive the XTAL1 pin; in which case, the XTAL2 pin must "float".

TxD (Transmit Data)

The TxD output line is used to transfer serial NRZ (nonreturn-to-zero) data to the modem. The LSB (least significant bit) of the Transmit Data Register is the first data bit transmitted and the rate of data transmission is determined by the baud rate selected.

RxD (Receive Data)

The RxD input line is used to transfer serial NRZ data into the ACIA from the modem, LSB first. The receiver data rate is either the programmed baud rate or the rate of an externally generated receiver clock. This selection is made by programming the Control Register.

RxC (Receive Clock)

The RxC is a bi-directional pin which serves as either the receive 16x clock input or the receive 16x clock output. The latter mode results if the internal baud rate generator is selected for receive data clocking.

RTS (Request to Send)

The RTS output pin is used to control the modem from the processor. The state of the RTS pin is determined by the contents of the Command Register.

CTS (Clear to Send)

The $\overline{\text{CTS}}$ input pin is used to control the transmitter operation. The enable state is with $\overline{\text{CTS}}$ low. The transmitter is automatically disabled if $\overline{\text{CTS}}$ is high.



DTR (Data Terminal Ready)

This output pin is used to indicate the status of the UM6551 to the modem. A low on DTR indicates the UM6551 is enabled and a high indicates it is disabled. The processor controls this pin via bit 0 of the Command Register.

DSR (Data Set Ready)

The DSR input pin is used to indicate the status of the modern to the UM6551. A low indicates the "ready" state and a high, "not-ready". DSR is a high-impedance input and must not be a "no-connect". If unused, it should be driven high or low, but not switched.

Note: if Command Register Bit 0 = "1", and a change of state on DSR occurs, IRO will be set, and Status Register

Bit 6 will reflect the new level. The state of DSR does not affect either "Transmit" or "Receive" operations.

DCD (Data Carrier Detect)

The DCD input pin is used to indicate the status of the carrier detect output of the modem to the UM6551. A low indicates that the modem carrier signal is present and a high, that it is not. DCD, like DSR, is a high-impedance input and must not be a "no-connect".

Note: If Command Register Bit 0 = "1", and a change of state on DCD occurs, IRO will be set, and Status Register Bit 5 will reflect the new level. The state of DCD does not affect "Transmit" operation, but must be low for the "Receive" to operate.

Internal Organization

The Transmitter/Receiver sections of the UM6551 are depicted by the block diagram in Figure 5.




Figure 5. Transmitter/Receiver Clock Circuits

Bits 0-3 of the Control Register select the divisor used to generate the baud rate for the Transmitter. If the Receiver clock is to use the same baud rate as the Transmitter, then $R \times C$ becomes an output pin and can be used to slave other circuits to the UM6551.


5 - 48



Control Register

The Control Register is used to select the desired mode for the UM6551. The word length, number of stop bits,

and clock controls are all determined by the Control Register, which is depicted in Figure 6.



* This allows for 9-bit transmission (8 data bits plus parity)

	7	8	5		3			0
HARDWARE RESET	0	0	0	0	0	0	0	0
								-

Figure 6. Control Register Format

Command Register

The Command Register is used to control Specific Transmit/Receive functions and is shown in Figure 7.




Figure 7. Command Register Format



1 0

Status Register

The Status Register is used to indicate to the processor the status of various UM6551 functions and is outlined in Figure 8.

STATUS SET BY CLEARED BY Parity Error* "0" = No Error Self Clearing** "0" = No Error Self Clearing** "0" = No Error Self Clearing** Overrun* "0" = No Error Register Full "1" = Error Register Full "1" = Froit Data Register Data Register Transmit Data "0" = No Error Register Empty "1" = Errol DED "0" = No Error Not Resensable Reflects DED "1" = DCD Low Not Resensable DER "1" = OCD Low "1" = DCD Low Not Resensable "1" = DCD Low State PBOGRAM RESET 0 - 1 0		-		orares respirator								
STATUS SET BY CLEARED BY Parity Error* "0" = No Error Self Clearing** "0" = No Error Self Clearing** "0" = No Error Self Clearing** Overrun* "0" = No Error Register Full Rec Not Full Register Full "0" = Not Full Transmit Data "0" = Not Empty Write Transmit Register Empty OCD "0" = DCD Low Not Restable Reflexts DSR DSR "1" = DCD Low "1" = DCD Low Not Restable Reflexts DSR 7 Barne To SR High		IRO	"0" = No Interrupt "1" = Interrupt	Read Status Register	PROGRAM RESET	-	-	-	-	-	0	T
STATUS SET BY CLEARED BY Parity Error* "0" = No Error Self Clearing** Framing Error* "0" = No Error Self Clearing** Overrun* "0" = No Error Self Clearing** Overrun* "0" = No Error Self Clearing** Receive Data "0" = Not Full Read Receive Register Full "1" = Full Data Register Transmit Data "0" = Not Empty Write Transmit Register Empty "1" = Empty Not Resetable Ford "0" = DCD Low Not Resetable		DSR	"1 " = OSR High	Reflects DSR	HARDWARE RESET		6	5	4	-	2	
STATUS SET BY CLEARED BY Parity Error* "0" = No Error Self Clearing** Overrun* "0" = No Error Register Full "1" = Error Register Full "1" = Froit Transmit Data "0" = Not Erropty Write Transmit "0" = Not Erropty				Reflects DCD								
STATUS SET BY CLEARED BY Parity Error* "O" = No Error Self Clearing ** Framing Error* "O" = No Error Self Clearing ** Overrun* "O" = No Error Self Clearing ** Overrun* "O" = No Error Self Clearing ** Receive Data "O" = No Full Receive												
STATUS SET BY CLEARED BY Parity Error* "0" = No Error Framing Error" "1" = Error Framing Error "1" = No Error Self Clearing** 0" = No Error Self Clearing**												
STATUS SET BY CLEARED BY Parity Error* '0" = No Error Self Clearing ** 1" = Error Self Clearing **		Overrun*		Self Clearing**								
STATUS SET BY CLEARED BY		Framing Error*		Self Clearing**								
		Parity Error*		Self Clearing**								
		STATUS	SET BY	CLEARED BY								
	7654321	0										

*NO INTERRUPT GENERATED FOR THESE CONDITIONS. *CLEARED AUTOMATICALLY AFTER A READ OF RDR AND THE NEXT ERROR FREE RECEIPT OF DATA.

Figure 8. Status Register Format

Transmit and Receive Data Registers

These registers are used as temporary data storage for the UM6551 Transmit and Receive circuits. The Transmit Data Register is characterized as follows:

- Bit 0 is the leading bit to be transmitted.
- Unused data bits are the high-order bits and are "don't care" for transmission.

The Receiver Data Register is characterized in a similar fashion:

• Bit 0 is the leading bit received.

- Unused data bits are the high-order bits and are "0" for the receiver.
- Parity bits are not contained in the Receive Data Register, but are stripped-off after being used for external parity checking. Parity and all unused highorder bits are "0".

Figure 9 illustrates a single transmitted or received data word, for the example of 8 data bits, parity, and 1 stop bit.




Figure 9. Serial Data Stream Example

Ordering Information

Part Number	Clock Rate	Package
UM6551	1 MHz	28L DIP
UM6551A	2 MHz	28L DIP