

DESCRIPTION



These high-voltage, high-current Darlington transistor arrays are comprised of seven silicon NPN Darlington pairs on a common monolithic substrate. All units feature open collector outputs and integral suppression diodes for inductive loads. Peak inrush currents to 600mA are allowable, making them ideal for driving tungsten filament lamps also.

The Type ULN2003 has a series base resistor to each Darlington pair, and thus allows operation directly with TTL or CMOS 5V supply voltage.


The Type ULN2004 has an appropriate series input resistor to allow its operation directly from CMOS or PMOS outputs utilizing supply voltages of 6 to 15V. The required input current is below that of the Type ULN2003.

In all cases, the individual Darlington pair collector current rating is 500mA. However, outputs may be paralleled for higher load current capability. All devices are supplied in a 16-pin dual in-line plastic package.

EQUIVALENT SCHEMATICS



PIN CONFIGURATION



FEATURES

- Peak inrush current 600mA
- Protected internally against inductive loads
- Open collector topology
- Compatible with most logic technologies

ABSOLUTE MAXIMUM RATINGS at 25°C Free-Air temperature for any one Darlington pair unless otherwise specified.

| PARAMETER | RATING | UNIT |
|--|-------------|------|
| V _{CE} Output voltage | 50 | V |
| V _{IN} Input voltage | 30 | V |
| V _{EBO} Emitter base voltage | 6 | V |
| I _C Continuous collector current | 500 | mA |
| I _B Continuous base current | 25 | mA |
| P _D Power dissipation | 1.3 | W |
| Derating factor above 25°C | 95 | °C/W |
| T _A Ambient temperature range (operating) | 0 to +85 | °C |
| T _S Storage temperature range | -65 to +150 | °C |

*NOTE
Under normal operating conditions, these units will sustain 350mA per output with V_{CE(SAT)} = 1.6V at 70°C with a pulse width of 20 ms and a duty cycle of 30%.

HIGH VOLTAGE/HIGH CURRENT DARLINGTON TRANSISTOR ARRAYS

ULN2003/04

DC ELECTRICAL CHARACTERISTICS $T_A = 25^\circ\text{C}$ unless otherwise specified.1,2,3

| PARAMETER | TEST CONDITIONS | Test Fig. | LIMITS | | | UNIT |
|---|--|-----------|--------|------|------|------|
| | | | Min | Typ | Max | |
| I _{CEX} Output leakage current Type ULN2004 | V _{CE} = 50V, T _A = 70°C V _{CE} = 50V, T _A = 70°C, V _{IN} = 1V | 1A | — | — | 100 | μA |
| | | 1B | — | — | 500 | μA |
| V _{CE(SAT)} Collector-emitter Saturation voltage | I _C = 350mA, I _B = 500μA I _C = 200mA, I _B = 350μA I _C = 100mA, I _B = 250μA | 2 | — | 1.25 | 1.6 | V |
| | | 2 | — | 1.1 | 1.3 | V |
| | | 2 | — | 0.9 | 1.1 | V |
| I _{IN(ON)} Input current Type ULN2003 Type ULN2004 | V _{IN} = 3.85V V _{IN} = 5V V _{IN} = 12V | 3 | — | 0.93 | 1.35 | mA |
| | | 3 | — | 0.35 | 0.5 | mA |
| | | 3 | — | 1.0 | 1.45 | mA |
| I _{IN(OFF)} Input current | I _C = 500μA, T _A = 70°C | 4 | 50 | 65 | — | μA |
| V _{IN(ON)} Input voltage Type ULN2003 Type ULN2004 | V _{CE} = 2V, I _C = 200mA V _{CE} = 2V, I _C = 250mA V _{CE} = 2V, I _C = 300mA | 5 | — | — | 2.4 | V |
| | | 5 | — | — | 2.7 | V |
| | | 5 | — | — | 3.0 | V |
| | V _{CE} = 2V, I _C = 125mA V _{CE} = 2V, I _C = 200mA V _{CE} = 2V, I _C = 275mA V _{CE} = 2V, I _C = 350mA | 5 | — | — | 5.0 | V |
| | | 5 | — | — | 6.0 | V |
| | | 5 | — | — | 7.0 | V |
| | | 5 | — | — | 8.0 | V |
| C _{IN} Input capacitance | | — | — | 15 | 30 | pF |
| I _R Clamp diode leakage current | V _R = 50V | 6 | — | — | 50 | μA |
| V _F Clamp diode forward voltage | I _F = 350mA | 7 | — | 1.7 | 2 | V |

NOTES

1. All limits stated apply to the complete Darlington series except as specified for a single device type.
2. The I_{IN(OFF)} current limit guarantees against partial turn-on of the output.
3. The V_{IN(ON)} voltage limit guarantees a minimum output sink current per the specified test conditions.


AC ELECTRICAL CHARACTERISTICS $T_A = 25^\circ\text{C}$ unless otherwise specified.1,2,3

| PARAMETER | TEST CONDITIONS | Test Fig. | LIMITS | | | UNIT |
|---------------------------------|---|-----------|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| t _{PLH} Turn-on delay | 0.5 E _{IN} to 0.5 E _{OUT} | — | — | 1.0 | 5 | μS |
| t _{PHL} Turn-off delay | 0.5 E _{IN} to 0.5 E _{OUT} | — | — | 1.0 | 5 | μS |




NOTES

1. All limits stated apply to the complete Darlington series except as specified for a single device type.
2. The I_{IN(OFF)} current limit guarantees against partial turn-on of the output.
3. The V_{IN(ON)} voltage limit guarantees a minimum output sink current per the specified test conditions.






TYPICAL PERFORMANCE CHARACTERISTICS



TEST FIGURES



TEST FIGURES (Cont'd)



TYPICAL APPLICATIONS

