

**DESCRIPTION**



These high-voltage, high-current Darlington transistor arrays are comprised of seven silicon NPN Darlington pairs on a common monolithic substrate. All units feature open collector outputs and integral suppression diodes for inductive loads. Peak inrush currents to 600mA are allowable, making them ideal for driving tungsten filament lamps also.

The Type ULN2003 has a series base resistor to each Darlington pair, and thus allows operation directly with TTL or CMOS 5V supply voltage.


The Type ULN2004 has an appropriate series input resistor to allow its operation directly from CMOS or PMOS outputs utilizing supply voltages of 6 to 15V. The required input current is below that of the Type ULN2003.

In all cases, the individual Darlington pair collector current rating is 500mA. However, outputs may be paralleled for higher load current capability. All devices are supplied in a 16-pin dual in-line plastic package.

**EQUIVALENT SCHEMATICS**



**PIN CONFIGURATION**



**FEATURES**

- Peak inrush current 600mA
- Protected internally against inductive loads
- Open collector topology
- Compatible with most logic technologies

**ABSOLUTE MAXIMUM RATINGS** at 25°C Free-Air temperature for any one Darlington pair unless otherwise specified.

PARAMETER	RATING	UNIT
V <sub>CE</sub> Output voltage	50	V
V <sub>IN</sub> Input voltage	30	V
V <sub>EBO</sub> Emitter base voltage	6	V
I <sub>C</sub> Continuous collector current	500	mA
I <sub>B</sub> Continuous base current	25	mA
P <sub>D</sub> Power dissipation	1.3	W
Derating factor above 25°C	95	°C/W
T <sub>A</sub> Ambient temperature range (operating)	0 to +85	°C
T <sub>S</sub> Storage temperature range	-65 to +150	°C

**\*NOTE**

Under normal operating conditions, these units will sustain 350mA per output with V<sub>CE(SAT)</sub> = 1.6V at 70°C with a pulse width of 20 ms and a duty cycle of 30%.

**DC ELECTRICAL CHARACTERISTICS**  $T_A = 25^\circ\text{C}$  unless otherwise specified.1,2,3

PARAMETER	TEST CONDITIONS	Test Fig.	LIMITS			UNIT
			Min	Typ	Max	
I <sub>CEX</sub> Output leakage current Type ULN2004	V <sub>CE</sub> = 50V, T <sub>A</sub> = 70°C V <sub>CE</sub> = 50V, T <sub>A</sub> = 70°C, V <sub>IN</sub> = 1V	1A	—	—	100	μA
		1B	—	—	500	μA
V <sub>CE(SAT)</sub> Collector-emitter Saturation voltage	I <sub>C</sub> = 350mA, I <sub>B</sub> = 500μA I <sub>C</sub> = 200mA, I <sub>B</sub> = 350μA I <sub>C</sub> = 100mA, I <sub>B</sub> = 250μA	2	—	1.25	1.6	V
		2	—	1.1	1.3	V
		2	—	0.9	1.1	V
I <sub>IN(ON)</sub> Input current Type ULN2003 Type ULN2004	V <sub>IN</sub> = 3.85V V <sub>IN</sub> = 5V V <sub>IN</sub> = 12V	3	—	0.93	1.35	mA
		3	—	0.35	0.5	mA
		3	—	1.0	1.45	mA
I <sub>IN(OFF)</sub> Input current	I <sub>C</sub> = 500μA, T <sub>A</sub> = 70°C	4	50	65	—	μA
V <sub>IN(ON)</sub> Input voltage Type ULN2003 Type ULN2004	V <sub>CE</sub> = 2V, I <sub>C</sub> = 200mA V <sub>CE</sub> = 2V, I <sub>C</sub> = 250mA V <sub>CE</sub> = 2V, I <sub>C</sub> = 300mA	5	—	—	2.4	V
		5	—	—	2.7	V
		5	—	—	3.0	V
	V <sub>CE</sub> = 2V, I <sub>C</sub> = 125mA V <sub>CE</sub> = 2V, I <sub>C</sub> = 200mA V <sub>CE</sub> = 2V, I <sub>C</sub> = 275mA V <sub>CE</sub> = 2V, I <sub>C</sub> = 350mA	5	—	—	5.0	V
		5	—	—	6.0	V
		5	—	—	7.0	V
		5	—	—	8.0	V
C <sub>IN</sub> Input capacitance		—	—	15	30	pF
I <sub>R</sub> Clamp diode leakage current	V <sub>R</sub> = 50V	6	—	—	50	μA
V <sub>F</sub> Clamp diode forward voltage	I <sub>F</sub> = 350mA	7	—	1.7	2	V

NOTES

1. All limits stated apply to the complete Darlington series except as specified for a single device type.
2. The I<sub>IN(OFF)</sub> current limit guarantees against partial turn-on of the output.
3. The V<sub>IN(ON)</sub> voltage limit guarantees a minimum output sink current per the specified test conditions.

**AC ELECTRICAL CHARACTERISTICS**  $T_A = 25^\circ\text{C}$  unless otherwise specified.1,2,3


PARAMETER	TEST CONDITIONS	Test Fig.	LIMITS			UNIT
			Min	Typ	Max	
t <sub>PLH</sub> Turn-on delay	0.5 E <sub>IN</sub> to 0.5 E <sub>OUT</sub>	—	—	1.0	5	μs
t <sub>PHL</sub> Turn-off delay	0.5 E <sub>IN</sub> to 0.5 E <sub>OUT</sub>	—	—	1.0	5	μs

NOTES


1. All limits stated apply to the complete Darlington series except as specified for a single device type.
2. The I<sub>IN(OFF)</sub> current limit guarantees against partial turn-on of the output.
3. The V<sub>IN(ON)</sub> voltage limit guarantees a minimum output sink current per the specified test conditions.

TYPICAL PERFORMANCE CHARACTERISTICS


COLLECTOR CURRENT AS A FUNCTION OF SATURATION VOLTAGE




COLLECTOR CURRENT AS A FUNCTION OF INPUT CURRENT




ALLOWABLE AVERAGE PACKAGE POWER DISSIPATION AS A FUNCTION OF AMBIENT TEMPERATURE



INPUT CURRENT AS A FUNCTION OF INPUT VOLTAGE FOR TYPE ULN2003



INPUT CURRENT AS A FUNCTION OF INPUT VOLTAGE FOR TYPE ULN2004



TEST FIGURES




Figure 1A




Figure 1B









Figure 2

TEST FIGURES (Cont'd)



TYPICAL APPLICATIONS

