## A.C. PLASMA PANEL DRIVER

- 32-BIT SHIFT REGISTER WITH LATCHES
- DECODING LOGIC CIRCUIT
- LOW TOHIGH VOLTAGE INTERFACE FOR DIRECT CONNECTION TO 32 ELECTRODES


## DESCRIPTION

UEB4732 is a BIMOS* IC's especially designed to provide selective and sustain signals needed by the $X$ and $Y$ electrodes of an A.C. plasma panel.
Realizing a complete A.C. plasma panel control system requires only UEB4732 and two high voltage common amplifiers for rows and columns of the panel. The whole network is driven by a few CMOS logical signals.

* Bipolar CMOS and complementary DMOS on same chip.



## PIN CONNECTION

| Clock 1 | 40 | $] \mathrm{VCCl}$ |
| :---: | :---: | :---: |
| Inverting inpur 2 | 39 | $\square \mathrm{Dl}$ |
| Strobe [ 3 | 38 | ] Ground (logic) |
| Output 1 [ 4 | 37 | ] Output 32 |
| Output 2 [ 5 | 36 | ] Output 31 |
| Output 3 [ 6 | 35 | Output 30 |
| Output 4 [ 7 | 34 | ] Output 29 |
| Output 5 [8 | 33 | Output 28 |
| Output 6 - 9 | 32 | Output 27 |
| Output 7 [ 10 | 31 | Output 26 |
| Output 8 [ 11 | 30 | $]$ Output 25 |
| Output 9 [ 12 | 29 | Output 24 |
| Output 10 [ 13 | 28 | Output 23 |
| Output 11 [ 14 | 27 | Output 22 |
| Output 12 [ 15 | 26 | ] Output 21 |
| Output 13 [ 16 | 25 | ] Output 20 |
| Output $14 \square 17$ | 24 | ] Output 19 |
| Output 15 [ 18 | 23 | ] Output 18 |
| Output 16 [ 19 | 22 | ] Output 17 |
| VA3 [ 20 | 21 | ] VAL |

- 4 CMOS compatible logic inputs: DI, Clock, Strobe, Inv.
- 32 totem pole 100 V outputs, with clamping diodes to the VA2 and VA3 inputs.
- Logic supplies (Ground and $V_{c C 1}$ ) separated from hight voltage (VA2, VA3) to avoid disturbances.


## TYPICAL APPLICATION



## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $V_{C C}$ | Logic Supply Voltage | 18 | V |
| $\mathrm{~V}_{\mathrm{A} 2}$ | $V_{A 2}$ Voltage $\left(\mathrm{V}_{\mathrm{A} 2} \geq \mathrm{V}_{A 3}\right)$ | 120 | V |
| $\mathrm{~V}_{\mathrm{A} 3}$ | $\mathrm{~V}_{\mathrm{A} 3}$ Voltage |  | 10 |
| $\mathrm{~V}_{\mathrm{i}}$ | Input Voltage Range | -0.3 to $\mathrm{V}_{\mathrm{CC} 1}+0.3$ | V |

NOTE: Voltage values are with respect to network ground terminal (ground logic).

## SCHEMATIC DIAGRAM



ELECTRICAL OPERATING CHARACTERISTICS (over recommended operating range)

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Dropout Voltage (for one output) $\mathrm{V}_{\mathrm{A} 2}>20 \mathrm{~V}$ $\begin{aligned} & -\mathrm{I}_{\mathrm{OH}}=-10 \mathrm{~mA} \\ & \text { I }_{\mathrm{OH}}=-20 \mathrm{~mA} \end{aligned}$ |  | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 10 \\ & 20 \\ & \hline \end{aligned}$ | V |
| VOL | Low Level Dropout Voltage (for one output) $\mathrm{V}_{\mathrm{A} 3}=$ Ground $-\mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}$ <br> $-1 \mathrm{OL}=20 \mathrm{~mA}$ |  | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 10 \\ & 20 \end{aligned}$ | V |
| $\mathrm{V}_{\text {OK }}$ | Dropout Clamp Voltage <br> $-I_{0}= \pm 100 \mathrm{~mA}$ in One Output <br> $-I_{0}= \pm 100 \mathrm{~mA}$ Simultaneously in the 32 Outputs |  |  | 2 3 | V |
| $\mathrm{f}_{\text {clock }}$ | Maximum Clock Pulse Frequency | 4 | 8 |  | MHz |

[^0]RECOMMANDED OPERATING CONDITIONS (voltage values are referred to logic ground of the IC)

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {cc }}$ | Logic Supply Voltage | 10 |  | 15 | V |
| $V_{\text {A2 }}$ | $\mathrm{V}_{\mathrm{A} 2}$ Voltage ( $\mathrm{V}_{\mathrm{A} 2} \geq \mathrm{V}_{\mathrm{A} 3}$ ) | -0.6 |  | 120 | V |
| $\mathrm{V}_{\mathrm{A} 3}$ | $\mathrm{V}_{\mathrm{A} 3}$ Voltage | -0.6 |  | 10 | V |
| 10 | Peak Current (for one output) <br> - High Level $\mathrm{V}_{\mathrm{A} 2}>20 \mathrm{~V}$ <br> - Low Level $\mathrm{V}_{\mathrm{A} 3}=$ Ground |  | $\begin{gathered} -20 \\ 20 \end{gathered}$ |  | mA |
| 10 | Peak Clamp Current (for one output) |  | $\pm 100$ |  | mA |
| $\mathrm{T}_{\text {amb }}$ | Operating Free Air Temperature UEB4732 | 0 |  | $+70$ | ${ }^{\circ} \mathrm{C}$ |

## FUNCTION TABLE

| Functions | Data | Inputs |  | Strobe | Shift Register |  |  | Latchs |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Clock | Inv. |  | R1 | R2 | R32 | L1 | L2 | L32 | 01 | 02 | 032 |
| LOAD | $\begin{gathered} \mathrm{H} \\ \mathrm{~L} \end{gathered}$ | $\begin{aligned} & \uparrow \\ & \uparrow \end{aligned}$ | $\begin{aligned} & x \\ & x \\ & x \end{aligned}$ | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{gathered} \mathrm{H} \\ \mathrm{~L} \end{gathered}$ | $\begin{aligned} & \text { R1n } \\ & \text { R1n } \end{aligned}$ | $\begin{aligned} & \text { R31n } \\ & \text { R31n } \end{aligned}$ | $\begin{aligned} & \text { R1s } \\ & \text { R1s } \end{aligned}$ | $\begin{aligned} & \text { R2s } \\ & \text { R2s } \end{aligned}$ | $\begin{aligned} & \text { R32s } \\ & \text { R32s } \end{aligned}$ | Levels at 01 through 032 depend on Inv. and strobe (see "strobe") |  |  |
| LATCH | $\begin{aligned} & \mathrm{x} \\ & \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\downarrow$ | $\begin{aligned} & \text { R1n } \\ & \text { R1n } \end{aligned}$ | $\begin{aligned} & \text { R2n } \\ & \text { R2n } \end{aligned}$ | $\begin{aligned} & \text { R32n } \\ & \text { R32n } \end{aligned}$ | $\begin{aligned} & \text { R1n } \\ & \text { R1n } \end{aligned}$ | $\begin{aligned} & \text { R2n } \\ & \text { R2n } \end{aligned}$ | $\begin{aligned} & \text { R32n } \\ & \text { R32n } \end{aligned}$ | $\frac{R 1 n}{R 1 n}$ | $\frac{R 2 n}{R 2 n}$ | $\frac{\mathrm{R} 32 \mathrm{n}}{\mathrm{R} 32 \mathrm{n}}$ |
| Strobe | $\begin{aligned} & \hline x \\ & x \\ & x \\ & x \end{aligned}$ | $\begin{aligned} & \hline x \\ & x \\ & x \\ & x \end{aligned}$ | $\begin{aligned} & L \\ & L \\ & H \\ & L \\ & H \end{aligned}$ | $\begin{aligned} & \text { L } \\ & \text { L } \\ & \text { H } \\ & H \end{aligned}$ | Levels at R1 through R32 depend only on data and clock (see "load"). |  |  | $\begin{gathered} \text { R1s } \\ \text { R1s } \\ \text { R1 } \\ \text { R1 } \end{gathered}$ | $\begin{gathered} \text { R2s } \\ \text { R2s } \\ \text { R2 } \\ \text { R2 } \end{gathered}$ | R32s R32s R32 R32 | $\begin{gathered} \frac{R 1 s}{R 1 s} \\ L \\ H \end{gathered}$ | $\begin{gathered} \frac{R 2 s}{R 2 s} \\ L \\ H \end{gathered}$ | $\begin{gathered} \frac{\text { R } 32 \mathrm{~s}}{\text { R32s }} \\ L \\ H \end{gathered}$ |

$H=$ High level $\quad \mathrm{L}=$ Low level $\quad \mathrm{X}=$ Irrelevant
$\uparrow=$ Low to high transition $\quad \downarrow=$ High to low transition
For the outputs, the high level $(\mathrm{H})$ is $\mathrm{V}_{\mathrm{A} 2}$, the low level $(\mathrm{L})$ is $\mathrm{V}_{\mathrm{A} 3}$.
R1......R32 = Levels currently at internal outputs of shift register.
R1n....R32n = Levels at shift register outputs R1 through R32, respectively, before the most recent $\uparrow$ transition of clock.
R1s....R32s = Levels at shift register outputs R1 through R32, respectively, before the most recent $\downarrow$ transition of strobe (levels currently stored by the 32 latchs L1 through L32).
$\overline{R 1 s} . . . . \overline{R 32 s}=$ Logical inversion of R1s.....R32s.

SCHEMATIC OF ONE OUTPUT STAGE


## DESCRIPTION

The UEB4732 is designed to provide easily the line and the column select operation of a plasma display panel. For an use on the $X$ axis of the panel, the Inv. input is set at a steady low level, the outputs are normally low and are selectively switched high when the strobe input is low. For an use on the Y axis of the panel, the Inv. input is set at a steady high level, the outputs are normally high and are selectively switched low when the strobe input is low (the 32 bit data is inverted).

The Inv. input may also be used as a sustain input : when strobe is high, if the Inv. input is switched low, all outputs switch low, if the Inv. input is switched high, all outputs switch high.

Data is enterred serially in the shift register, on the low to high level transition of clock. It is stored in the 32 latchs on the high to low level transition of strobe, so the outputs are stable during the low level of strobe, regradless of the state of clock and data, and a new data can be enterred immediately.
The logical voltage reference (ground logic) and the high voltage reference $\left(V_{A 3}\right)$ are separated to avoid disturbances.
All output stages are complementary DMOS and contain clamp diodes to the $V_{A 2}$ and $V_{A 3}$ supply inputs. These diodes are designed to provide the peak current of the sustaining signal (typ. $100 \mathrm{~mA} /$ /output) without distorsion of the signal.

TIMING DIAGRAM


Note : $X$ mode circuits are referred to ground.
$Y$ mode ones are floating on sustaining voltage.
In $X$ mode, Inv. input is low.
In $Y$ mode, Inv. input is high


[^0]:    * All typical values are at $\mathrm{V}_{\mathrm{Cc}}=12 \mathrm{~V}, \mathrm{~T}_{\text {amb }}=25^{\circ} \mathrm{C}$.

