### CMOS 16-Bit Microcontrollers

# TMP91CW12F

#### 1. **Outline and Features**

TMP91CW12 is a high-speed 16-bit microcontroller designed for the control of various mid- to largescale equipment.

TMP91CW12 comes in a 100-pin flat package.

Listed below are the features.

- (1)High-speed 16-bit CPU (900/L1 CPU)
  - Instruction mnemonics are upward-compatible with TLCS-90/900
  - 16 Mbytes of linear address space
  - General-purpose registers and register banks
  - 16-bit multiplication and division instructions; bit transfer and arithmetic instructions
  - Micro DMA : Four-channels  $(1.0 \,\mu\text{s}/2 \text{ bytes at } 16 \text{MHz})$
- Minimum instruction execution time: 250ns (at 16MHz) (2)
- 4 Kbytes (3)Built-in RAM : Built-in ROM : 128 Kbytes
- (4) External memory expansion
  - Expandable up to 16 Mbytes (shared program/data area)
  - Can simultaneously support 8-/16-bit width external data bus • ··· Dynamic data bus sizing
- (5)8-bit timers: 8 channels
- (6)16-bit timer/event counter : 2 channels
- (7)General-purpose serial interface : 2 channels
- Serial Bus Interface : 1 channel (8)
- (9) 10-bit AD converter: 8 channels
- (10)Watchdog timer
- Timer for real-time clock (RTC) (11)
- (12)Chip select/wait controller: 4 blocks

000707EBP2

For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability



Purchase of TOSHIBA I<sup>2</sup> C components conveys a license under the Philips I<sup>2</sup> C Patent Rights to use these

components in an I<sup>2</sup> C system, provided that the system conforms to the I<sup>2</sup> C Standard Specification as defined by Philips.

For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions. TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.. The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document are subject to the foreign exchange and foreign trade laws. The products listed in this document are subject to the foreign exchange and foreign trade laws. The products listed in this document are subject to the foreign exchange and foreign trade laws. The products listed in this document are subject to the foreign exchange and foreign trade laws. The information contained herein

- (13) Interrupts: 45 interrupts
  - 9 CPU interrupts : Software interrupt instruction and illegal instruction

  - 26 internal interrupts :
    10 external interrupts :
    Seven selectable priority levels
- (14) Input/output ports: 81 pins
- (15)Standby mode • Three Halt modes : Programmable-Idle2, Idle1, Stop
- (16) Triple clock controller
- (17) Operating voltage
  - $V_{CC} = 2.7 \text{ to } 5.5 \text{V} \text{ (fc max} = 16 \text{ MHz)}$
  - $V_{CC} = 4.5$  to 5.5V (fc max = 25 MHz)
- (18) Package
  - 100-pin QFP: P-LQFP100-1414-0.50C




Figure 1.1 TMP91CW12 Block Diagram

### 2. Pin Assignment and Pin Functions

This section shows the TMP91CW12F pin assignment, and the names and an outline of the functions of the input/output pins.

#### 2.1 Pin Assignment Diagram

Figure 2.1.1 is a pin assignment diagram for TMP91CW12F.




Figure 2.1.1 Pin Assignment Diagram (100-Pin LQFP)

### 2.2 Pin Names and Functions

The names of the input / output pins and their functions are described below. Table 2.2.1 Pin Names and Functions.

Pin name	Number of pins	I/O	Functions
P00 to P07 AD0 to AD7	8	l/O Tri-state	Port 0: I/O port that allows I/O to be selected at the bit level Address and data (lower): Bits 0 to 7 for address and data bus
P10 to P17 AD8 to AD15 A8 to A15	8	l/O Tri-state Output	
P20 to P27 A0 to A7 A16 to A23	8	l/O Output Output	
P30 RD	1	Output Output	
P31 WR	1	Output Output	
P32 HWR	1	l/O Output	Port 32: I/O port (with pull-up resistor) High write: Strobe signal for writing data on pins AD8 to 15
P33 WAIT	1	l/O Input	Port 33: I/O port (with pull-up resistor) Wait: Pin used to request CPU bus wait
P34 BUSRQ	1	l/O Input	· · · · · · · · -   · · · · · ·   · · · ·
P35 BUSAK	1	l/O Output	1 · · · · · · · · · · · · · · · · · · ·
P36 R/W	1	l/O Output	
P37	1	I/O	Port 37: I/O port (with pull-up resistor)
P40 CS0	1	l/O Output	Port 40: I/O port (with pull-up resistor) Chip select 0: Outputs 0 when address is within specified address area.
P41 CS1	1	l/O Output	_ · · · · · · · · · · · · · · · · · · ·
P42 CS2	1	l/O Output	
P43 CS3	1	l/O Output	
P50 to P57 AN0 to AN7 ADTRG	8	Input Input Input	Analog input: Pin used to input to AD converter

Table 2.2.1 Pin Names and Functions (1/4)

Note : This device's built-in memory or built-in I/O cannot be accessed by an external DMA controller, using the BUSRQ and BUSAK signals.

Pin name	Number of pins	I/O	Functions
P60	1	/O	Port 60: I/O Port
SCK		/O	Serial Bus Interface Clock at SIO mode.
P61	1	I/O	Port 61: I/O Port
SO		Output	Serial Bus Interface Output data at SIO mode.
SDA		I/O	Serial Bus Interface Data at I <sup>2</sup> C bus mode.
P62	1	l/O	Port 62: I/O Port
SI		Input	Serial Bus Interface Input data at SIO mode.
SCL		I/O	Serial Bus Interface Clock at I <sup>2</sup> C bus mode.
P63 INT0	1	l/O Input	Port 63: I/O Port Interrupt request pin 0: Interrupt request pin with programmable level / rising edge / falling edge
P64	1	l/O	Port 64: I/O Port
SCOUT		Output	System Clock Output: Output f <sub>FPH</sub> or fs clock
P65	1	I/O	Port 65: I/O Port
P66	1	I/O	Port 66: I/O Port
P70	1	l/O	Port 70: I/O Port
TA0IN		Input	Timer A0 input
P71	1	l/O	Port 71: I/O Port
TA1OUT		Output	Timer A1 output
P72	1	l/O	Port 72: I/O Port
TA3OUT		Output	Timer A3 output
P73	1	l/O	Port 73: I/O Port
TA4IN		Input	Timer A4 input
P74	1	l/O	Port 74: I/O Port
TA5OUT		Output	Timer A5 output
P75	1	l/O	Port 75: I/O Port
TA7OUT		Output	Timer A7 output
P80 TB0IN0	1		Port 80: I/O Port Timer B0 input 0 Interrupt request pin 5: Interrupt request pin with programmable
INT5		Input	
P81 TB0IN1 INT6	1	l/O Input Input	
P82	1	l/O	Port 82: I/O Port
TB0OUT0		Output	Timer B0 output 0
P83	1	l/O	Port 83: I/O Port
TB0OUT1		Output	Timer B0 output 1

Table 2.2.1	Pin Names and Functions (2/4)
10010 2.2.1	

Table 2.2.1	Pin Names and Functions (3/4)
10010 2.2.1	

Pin name	Number of pins	I/O	Functions
P84 TB1IN0 INT7	1	l/O Input Input	•
P85	1	l/O	Port 85: I/O Port
TB1IN1		Input	Timer B1 input 1
INT8		Input	Interrupt request pin 8: Interrupt request pin with rising edge
P86	1	l/O	Port 86: I/O Port
TB1OUT0		Output	Timer B1 output 0
P87	1	l/O	Port 87: I/O Port
TB1OUT1		Output	Timer B1 output 1
P90	1	l/O	Port 90: I/O Port
TXD0		Output	Serial send data 0
P91	1	l/O	Port 91: I/O Port
RXD0		Input	Serial receive data 0
P92	1	l/O	Port 92: I/O Port
SCLK0		l/O	Serial clock I/O 0
CTS0		Input	Serial data send enable 0 (Clear to Send)
P93	1	l/O	Port 93: I/O Port
TXD1		Output	Serial send data 1
P94	1	l/O	Port 94: I/O Port (with pull-up resistor)
RXD1		Input	Serial receive data 1
P95	1	l/O	Port 95: I/O Port (with pull-up resistor)
SCLK1		l/O	Serial clock I/O 1
CTS1		Input	Serial data send enable 1 (Clear to Send)
P96	1	l/O	Port 96: I/O port (Open Drain Output)
XT1		Input	Low Frequency Oscillator connecting pin
P97	1	l/O	Port 97: I/O port (Open Drain Output)
XT2		Output	Low Frequency Oscillator connecting pin
PA0 to PA3 INT1 to INT4	4		Port A0 to A3: I/O Port Interrupt request pin 1 to 4: Interrupt request pin with programmable rising edge / falling edge
PA4 to PA7	4	I/O	Port A4 to A7: I/O Port
ALE	1	Output	Address Latch Enable Can be disabled for reducing noise.
NMI	1	Input	Non-maskable interrupt request pin: Interrupt request pin with programmable falling edge or both edges.
AM0/AM1	2	Input	Address mode: The Vcc pin should be connected.
EMU0/EMU1	2	Output	Test pin: Open pins.
RESET	1	Input	Reset: Initializes TMP91CW12. (With pull-up resistor)

Pin name	Number of pins	I/O	Functions			
VREFH	1	Input	in for reference voltage input to AD converter (H)			
VREFL	1	Input	n for reference voltage input to AD converter (L)			
X1/X2	2	I/O	ligh Frequency Oscillator connecting pin			
AVCC	1		Power supply pin for AD converter			
AVSS	1		GND pin for AD converter (0 V)			
DVCC	3		ower supply pin (All VCC pins should be connected with the power supply pin.)			
DVSS	3		GND pin (0 V) (All VSS pins should be connected with GND (0 V).)			

Table 2.2.1	Pin Names and Functions (4/4)
-------------	-------------------------------

Note: All pins that have built-in pull-up resistors (other than the RESET pin) can be disconnected from the built-in pull-up resistor by software.

### 3. OPERATION

The following describes block by block the functions and basic operation of TMP91CW12. Notes and restrictions for each block are outlined in "7, Use Precautions and Restrictions" at the end of this manual.

### 3.1 CPU

TMP91CW12 incorporates a high-performance 16-bit CPU (900/L1-CPU). For CPU operation, see the "TLCS-900/L1 CPU".

The following describes the unique functions of the CPU used in TMP91CW12; these functions are not covered in the TLCS-900/L1 CPU section.

### 3.1.1 Reset

When resetting the TMP91CW12 microcontroller, ensure that the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then hold the RESET input to low level for at least 10 system clocks (ten states:  $80\mu$ s at 4MHz). When the reset is accepted, the CPU:

• Sets as follows the program counter (PC) in accordance with the reset vector stored at address FFFF00H - FFFF02H:

PC (7:0) $\leftarrow$  value at FFFF00H addressPC (15:8) $\leftarrow$  value at FFFF01H addressPC (23:16) $\leftarrow$  value at FFFF02H address

- Sets the stack pointer (XSP) to 100H.
- Sets bits <IFF2 to 0> of the status register (SR) to 111 (sets the interrupt level mask register to level 7).
- Sets the <MAX> bit of the status register to 1 (MAX mode). (Note: As this product does not support a MIN mode, don't write 0 to <MAX>.)
- Clears bits  $\langle RFP2 \text{ to } 0 \rangle$  of the status register to 000 (sets the register bank to 0).

When reset is released, the CPU starts executing instructions in accordance with the program counter settings. CPU internal registers not mentioned above do not change when the reset is released. When the reset is accepted, the CPU sets internal I/O, ports, and other pins as follows.

- Initializes the internal I/O registers.
- Sets the port pins, including the pins that also act as internal I/O, to general-purpose input or output port mode.
- Sets the ALE pin to High-Z. Figure 3.1.1 is a reset timing of the TMP91CW12.

### 3.2 Memory Map

Figure 3.2.1 is a memory map of the TMP91CW12.




Figure 3.2.1 Memory Map

### 4. ELECTRICAL CHARACTERISTICS

### 4.1 Absolute Maximum

Parameter	Symbol	Rating	Unit
Power Supply Voltage	Vcc	– 0.5 to 6.5	V
Input Voltage	V <sub>IN</sub>	– 0.5 to Vcc + 0.5	V
Output Current	I <sub>OL</sub>	2	mA
Output Current	I <sub>ОН</sub>	- 2	mA
Output Current (total)	$\Sigma I_{OL}$	80	mA
Output Current (total)	$\Sigma I_{OH}$	- 80	mA
Power Dissipation (Ta = $85 \degree$ C)	PD	600	mW
Soldering Temperature (10 s)	T <sub>SOLDER</sub>	260	°C
Storage Temperature	T <sub>STG</sub>	– 65 to 150	°C
Operating Temperature	T <sub>OPR</sub>	– 40 to 85	°C

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

### 4.2 DC Characteristics (1/2)

	Parameter		Condition	Min	Typ. (Note)	Max	Unit
(AV	Power Supply Voltage (AVcc = DVcc) (AVss = DVss = 0 V)		fc = 2 to 16 MHz fs = 30 to 34 kHz fc = 4 to 25 MHz	2.7 4.5		5.5	v
t ag e	P00 to P17 (AD0 to 15)	VIL	Vcc < 4.5V Vcc ≥ 4.5V			0.6 0.8	
Input Low Volt	P20 to PA7 (except P63) RESET, NMI, P63 (INTO) AM0, 1 X1	VIL1 VIL2 VIL3 VIL4	Vcc = 2.7 to 5.5V	- 0.3		0.3Vcc 0.25Vcc 0.3 0.2Vcc	
tage	P00 to P17 (AD0 to 15)	VIH	Vcc<4.5V Vcc≧4.5V	2.0 2.2		    Vcc + 0.3	
_ 0>	P20 to PA7 (except P63) RESET, NMI, P63 (INT0)	V <sub>IH1</sub> V <sub>IH2</sub>	Vcc = 2.7 to 5.5V	0.7Vcc 0.75Vcc			
l npu t High	AM0, 1 X1	V <sub>IH3</sub> V <sub>IH4</sub>		Vcc – 0.3 0.8Vcc			
Out	Output Low Voltage		I <sub>OL</sub> = 1.6 mA (Vcc = 2.7 to 5.5V)			0.45	
	Output High Voltage		I <sub>OH</sub> = -400 μA (Vcc = 3.0V ± 10%)	2.4			v
	but nigh vortage	V <sub>OH</sub>	I <sub>OH</sub> = -400 μA (Vcc = 5.0V ± 10%)	4.2			

Note : Typical values are for Ta = 25 °C and  $V_{CC}$  = 3.0 V unless otherwise noted.

### 4.2 DC Characteristics (2/2)

Parameter	Symbol	Condition	Min	Typ. (Note1)	Max	Unit	
Input Leakage Current	ILI	$0.0 \leq V_{IN} \leq Vcc$		0.02	± 5		
Output Leakage Current	ILO	$0.2 \le V_{IN} \le Vcc - 0.2$		0.05	± 10	- μΑ	
Power Down Voltage (at STOP, RAM Back up)	V <sub>STOP</sub>	V <sub>IL2</sub> = 0.2 Vcc, V <sub>IH2</sub> = 0.8 Vcc	2.0		6.0	v	
DESET Dull Lip Desistor	P	Vcc = 3 V ± 10 %	100		400	- <b>k</b> Ω	
RESET Pull Up Resister	R <sub>RST</sub>	Vcc = 5 V ± 10 %	50		230		
Pin Capacitance	CIO	fc = 1 MHz			10	pF	
Schmitt Width RESET, NMI, INTO	V <sub>TH</sub>		0.4	1.0		v	
Programmable	<b>D</b>	Vcc = 3 V ± 10 %	100		400	40	
Pull Up Resister	PKH	Vcc = 5 V ± 10 %	50		230	kΩ	
NORMAL (Note2)				6.7	10.0	mA	
IDLE2	1	Vcc = 3 V ± 10 % fc = 16 MHz		2.4	4.0		
IDLE1	1			0.8	1.6		
NORMAL (Note2)	1	Vcc = 5 V ± 10 %		20.5	35.0		
IDLE2	1	fc = 25 MHz		8.6	13.0	mA	
IDLE1	1.	(Typ. : Vcc = 5.0 V)		3.5	7.0		
SLOW (Note2)	- Icc			16.0	35.0		
IDLE2	1	$V_{cc} = 3 V \pm 10 \%$		5.4	12.0	μΑ	
IDLE1	1	fs = 32.768 kHz		3.0	8.0		
	1	Ta ≦ 50 °C			10		
STOP		Ta $\leq$ 70 °C		0.2	20		
		$\begin{array}{c} 10 = 70 \text{ C} \\ \text{Ta} \leq 85 ^{\circ} \text{C} \end{array}$			50	·  '	

Note 1: Typical values are for Ta = 25 °C and V\_{CC} = 3.0 V unless otherwise noted.

Note 2: I<sub>CC</sub> measurement condition (NORMAL, SLOW):

All functions are operational; output pins are open and input pins are fixed.

### 4.3 AC Characteristics

(1)  $Vcc = 3.0 V \pm 10 \%$ 

No	Symbol	Parameter	Vari	iable	16 N	ЛНz	Unit
NO.	Symbol	Farameter	Min	Max	Min	Max	
1	t <sub>FPH</sub>	f <sub>FPH</sub> Period ( = x)	62.5	31250	62.5		ns
2	t <sub>AL</sub>	A0 to 15 Valid $\rightarrow$ ALE Fall	0.5x – 26		5		ns
3	t <sub>LA</sub>	ALE Fall $\rightarrow$ A0 to 15 Hold	0.5x – 26		5		ns
4	t <sub>LL</sub>	ALE High Width	x – 52		10		ns
5	t <sub>LC</sub>	ALE Fall $\rightarrow \overline{\text{RD}}/\overline{\text{WR}}$ Fall	0.5x – 28		3		ns
6	t <sub>CLR</sub>	$\overline{RD}$ Rise $\rightarrow$ ALE Rise	0.5x – 26		5		
7	t <sub>CLW</sub>	$\overline{WR}$ Rise $\rightarrow$ ALE Rise	x – 26		36		ns
8	t <sub>ACL</sub>	A0 to 15 Valid $\rightarrow \overline{RD}/\overline{WR}$ Fall	x – 41		21		ns
9	t <sub>ACH</sub>	A0 to 23 Valid $\rightarrow \overline{RD}/\overline{WR}$ Fall	1.5x – 50		43		ns
10	t <sub>CAR</sub>	$\overline{\text{RD}}$ Rise $\rightarrow$ A0 to 23 Hold	0.5x – 31		0		
11	t <sub>CAW</sub>	$\overline{\text{WR}}$ Rise $\rightarrow$ A0 to 23 Hold	x – 31		31		ns
12	t <sub>ADL</sub>	A0 to 15 Valid $\rightarrow$ D0 to 15 Input		3.0x – 87		100	ns
13	t <sub>ADH</sub>	A0 to 23 Valid $\rightarrow$ D0 to 15 Input		3.5x – 98		120	ns
14	t <sub>RD</sub>	$\overline{\text{RD}}$ Fall $\rightarrow$ D0 to 15 Input		2.0x – 75		50	ns
15	t <sub>RR</sub>	RD Low Width	2.0x – 40		85		ns
16	t <sub>HR</sub>	$\overline{\text{RD}}$ Rise $\rightarrow$ D0 to 15 Hold	0		0		ns
17	t <sub>RAE</sub>	$\overline{\text{RD}}$ Rise $\rightarrow$ A0 to 15 Output	x – 25		37		ns
18	tww	WR Low Width	1.5x – 55		39		ns
19	t <sub>DW</sub>	D0 to 15 Valid $\rightarrow \overline{WR}$ Rise	1.5x – 78		15		ns
20	t <sub>WD</sub>	$\overline{\text{WR}}$ Rise $\rightarrow$ D0 to 15 Hold	x – 49		13		ns
21	t <sub>AWH</sub>	A0 to 23 Valid $\rightarrow \overline{\text{WAIT}}$ Input $\begin{pmatrix} 1\text{WAIT} \\ + n \text{ mode} \end{pmatrix}$		3.5x – 118		100	ns
22	t <sub>AWL</sub>	A0 to 15 Valid $\rightarrow \overline{\text{WAIT}}$ Input $\begin{pmatrix} 1\text{WAIT} \\ + n \text{ mode} \end{pmatrix}$		3.0x – 117		70	ns
23	t <sub>CW</sub>	$\overline{\text{RD}}/\overline{\text{WR}} \text{ Fall} \rightarrow \overline{\text{WAIT}} \text{ Hold } \qquad (\begin{array}{c} 1 \text{WAIT} \\ + n \text{ mode} \end{array}$	) 2.0x + 0		125		ns
24	t <sub>APH</sub>	A0 to 23 Valid $\rightarrow$ PORT Input		3.5x – 168		50	ns
25	t <sub>APH2</sub>	A0 to 23 Valid $\rightarrow$ PORT Hold	3.5x		218		ns
26	t <sub>AP</sub>	A0 to 23 Valid $\rightarrow$ PORT Valid		3.5x + 100		319	ns

AC Measuring Conditions

- Output Level : High 0.7 Vcc / Low 0.3 Vcc, CL = 50 pF
- Input Level : High 0.9 Vcc / Low 0.1 Vcc

### (2) $Vcc = 5.0 V \pm 10 \%$


No	Symbol	Parameter	Vari	iable	25 1	Unit	
NO.	Symbol	Farameter	Min	Max	Min	Max	
1	t <sub>FPH</sub>	f <sub>FPH</sub> Period ( = x)	40	31250	40		ns
2	t <sub>AL</sub>	A0 to 15 Valid $\rightarrow$ ALE Fall	0.5x – 15		5		ns
3	t <sub>LA</sub>	ALE Fall $\rightarrow$ A0 to 15 Hold	0.5x – 15		5		ns
4	t <sub>LL</sub>	ALE High Width	x – 20		20		ns
5	t <sub>LC</sub>	ALE Fall $\rightarrow \overline{\text{RD}}/\overline{\text{WR}}$ Fall	0.5x – 20		0		ns
6	t <sub>CLR</sub>	$\overline{RD}$ Rise $\rightarrow$ ALE Rise	0.5x – 15		5		
7	t <sub>CLW</sub>	$\overline{WR}$ Rise $\rightarrow$ ALE Rise	x – 15		25		ns
8	t <sub>ACL</sub>	A0 to 15 Valid $\rightarrow \overline{RD}/\overline{WR}$ Fall	x – 25		15		ns
9	t <sub>ACH</sub>	A0 to 23 Valid $\rightarrow \overline{RD}/\overline{WR}$ Fall	1.5x – 50		10		ns
10	t <sub>CAR</sub>	$\overline{\text{RD}}$ Rise $\rightarrow$ A0 to 23 Hold	0.5x – 20		0		
11	t <sub>CAW</sub>	$\overline{\text{WR}}$ Rise $\rightarrow$ A0 to 23 Hold	x – 20		20		ns
12	t <sub>ADL</sub>	A0 to 15 Valid $\rightarrow$ D0 to 15 Input		3.0x – 45		75	ns
13	t <sub>ADH</sub>	A0 to 23 Valid $\rightarrow$ D0 to 15 Input		3.5x – 35		105	ns
14	t <sub>RD</sub>	$\overline{\text{RD}}$ Fall $\rightarrow$ D0 to 15 Input		2.0x – 40		40	ns
15	t <sub>RR</sub>	RD Low Width	2.0x – 20		60		ns
16	t <sub>HR</sub>	$\overline{\text{RD}}$ Rise $\rightarrow$ D0 to 15 Hold	0		0		ns
17	t <sub>RAE</sub>	$\overline{\text{RD}}$ Rise $\rightarrow$ A0 to 15 Output	x – 15		25		ns
18	tww	WR Low Width	1.5x – 20		40		ns
19	t <sub>DW</sub>	D0 to 15 Valid $\rightarrow \overline{WR}$ Rise	1.5x – 50		10		ns
20	t <sub>WD</sub>	$\overline{\text{WR}}$ Rise $\rightarrow$ D0 to 15 Hold	x – 15		25		ns
21	t <sub>AWH</sub>	A0 to 23 Valid $\rightarrow \overline{\text{WAIT}}$ Input $\begin{pmatrix} 1\text{WAIT} \\ + n \text{ mode} \end{pmatrix}$		3.5x – 90		50	ns
22	t <sub>AWL</sub>	A0 to 15 Valid $\rightarrow \overline{\text{WAIT}}$ Input $\begin{pmatrix} 1\text{WAIT} \\ + n \text{ mode} \end{pmatrix}$		3.0x – 80		40	ns
23	t <sub>CW</sub>	$\overline{\text{RD}}/\overline{\text{WR}} \text{ Fall} \rightarrow \overline{\text{WAIT}} \text{ Hold} \qquad \begin{pmatrix} 1 \text{WAIT} \\ + n \text{ mode} \end{pmatrix}$	2.0x + 0		80		ns
24	t <sub>APH</sub>	A0 to 23 Valid $\rightarrow$ Port Input		3.5x – 120		20	ns
25	t <sub>APH2</sub>	A0 to 23 Valid $\rightarrow$ Port Hold	3.5x		140		ns
26	t <sub>AP</sub>	A0 to 23 Valid $\rightarrow$ Port Valid		3.5x + 100		319	ns

AC Measuring Conditions

- Output Level : High 2.2 V / Low 0.8 V , CL = 50 pF
- Input Level : High 2.4 V / Low 0.45 V (AD0 to AD15)
  - High 0.8 Vcc / Low 0.2 Vcc (except AD0 to AD15)


# TOSHIBA

## (1) Read Cycle



# TOSHIBA

## (2) Write Cycle



### 4.4 AD Conversion Characteristics

$AV_{CC} = V_{CC}$	, AV <sub>SS</sub> = V <sub>SS</sub>
--------------------	--------------------------------------

Symbol	Parameter	Condition	Min	Тур.	Max	Unit
VREFH	Analog Reference Voltage ( )	V <sub>CC</sub> = 3V ± 10 %	V <sub>CC</sub> – 0.2 V	V <sub>CC</sub>	V <sub>CC</sub>	
VREFH Analog Reference Voltage (+)		V <sub>CC</sub> = 5V ± 10 %	V <sub>CC</sub> – 1.5 V	V <sub>CC</sub>	Vcc	
VREFL			Vss	Vss	V <sub>SS</sub> + 0.2 V	V
VREFL Analog Reference Voltage ( – )		V <sub>CC</sub> = 5V ± 10 %	Vss	Vss	V <sub>SS</sub> + 0.2 V	
VAIN	Analog Input Voltage Range		VREFL		VREFH	
	Analog Current for Analog Reference Voltage	V <sub>CC</sub> = 3V ± 10 %		0.85	1.20	mA
IREF (VREFL = 0 V)	<vrefon> = 1</vrefon>	V <sub>CC</sub> = 5V ± 10 %		1.44	2.00	
	<vrefon>=0</vrefon>	V <sub>CC</sub> = 2.7 to 5.5V		0.02	5.0	μΑ
Error		V <sub>CC</sub> = 3V ± 10 %		± 1.0	±4.0	LSB
-	(not including quantizing errors)	V <sub>CC</sub> = 5V ± 10 %		± 1.0	±4.0	

Note 1: 1LSB = (VREFH - VREFL) / 1024 [V]

Note 2: The operation above is guaranteed for  $f_{FPH} \geqq 4 \text{ MHz}.$ 

Note 3: The value I<sub>CC</sub> includes the current which flows through the AVCC pin.

### 4.5 Serial Channel Timing (I/O Internal Mode)


### (1) SCLK Input Mode

Cumbal	Deservator	Varia	able	25 N	ЛНz	16 N	Unit	
Symbol	Parameter	Min	Max	Min Max		Min	Max	Unit
tscy	SCLK Period	16X		0.64		1.0		μs
tors	Output Data	t <sub>SCY</sub> /2 – 4X – 85 (V <sub>CC</sub> = 5 V ± 10%)		75		165		ns
toss	ightarrow SCLK Rising/Falling Edge *	t <sub>SCY</sub> /2 – 4X – 130 (V <sub>CC</sub> = 3 V ± 10%)				120		115
tohs	SCLK Rising/Falling Edge * →Output Data Hold	t <sub>SCY</sub> /2 + 2X + 0		400		625		ns
t <sub>HSR</sub>	SCLK Rising/Falling Edge * → Input Data Hold	3X + 10		130		198		ns
t <sub>SRD</sub>	SCLK Rising/Falling Edge * → Valid Data Input		t <sub>SCY</sub> – 0		640		1000	ns
t <sub>RDS</sub>	Valid Data Input → SCLK Rising/Falling edge	0		0		0		ns

\*) SCLK Rising/Falling Edge : The rising edge is used in SCLK rising mode. The falling edge is used in SCLK falling mode.

### (2) SCLK Output Mode

Symbol	Parameter	Vari	able	25	MHz	16 MHz		Unit
Symbol	rarameter	Min	Max	Min	Max	Min	Max	
tscy	SCLK Period (Programable)	16X	8192X	0.64	327	1.0	512	μs
t <sub>OSS</sub>	Output Data → SCLK Rising/Falling Edge	t <sub>SCY</sub> /2 – 40		280		460		ns
tohs	SCLK Rising/Falling Edge → Output Data Hold	t <sub>SCY</sub> /2 – 40		280		460		ns
t <sub>HSR</sub>	SCLK Rising/Falling Edge →Input Data Hold	0		0		0		ns
t <sub>SRD</sub>	SCLK Rising/Falling Edge → Valid Data Input		t <sub>SCY</sub> – 1X – 90		510		847	ns
t <sub>RDS</sub>	Valid Data Input → SCLK Rising/Falling edge	1X + 90		130		153		ns



#### 4.6 Event Counter (TA0IN, TA4IN, TB0IN0, TB0IN1, TB1IN0, TB1IN1)

Symbol Parameter		Variable		25 MHz		16 MHz		Unit
Symbol			Max	Min	Max	Min	Max	Unit
t <sub>VCK</sub>	Clock Period	8X + 100		420		600		ns
t <sub>VCKL</sub>	Clock Low Level width	4X + 40		200		290		ns
t <sub>VCKH</sub>	Clock High Level width	4X + 40		200		290		ns

### 4.7 Interrupt, Capture

(1) NMI, INTO to 4 Interrupts

Symbol	Parameter	Variable		25 MHz		16 MHz		Unit
Symbol	ymbol Parameter		Max	Min	Max	Min	Max	Unit
t <sub>INTAL</sub>	NMI, INT0 to 4 Low level width	4X + 40		200		290		ns
t <sub>INTAH</sub>	NMI, INTO to 4 High level width	4X + 40		200		290		ns

### (2) INT5 to 8 Interrupt, Capture

The INT5 to 8 input width depends on the system clock select mode, prescaler clock mode.

System Clock	Prescaler Clock	t <sub>IN</sub> (INT5 to 8 Lov	TBL v Level Width)	t <sub>IN</sub> - (INT5 to 8 Hig)		
selected <sysck></sysck>	selected <prck1,0></prck1,0>	Variable	25 MHz	Variable	25 MHz	Unit
		Min	Min	Min	Min	
0 (fc)	00 (f <sub>FPH</sub> )	8X + 100	420	8X + 100	420	ns
0 (fc)	10 (fc/16)	128Xc + 0.1	5.22	128Xc + 0.1	5.22	
1 (fs)	00 (f <sub>FPH</sub> )	8X + 0.1	244.3	8X + 0.1	244.3	μs

Note: Xc=Period of Clock fc


#### 4.8 SCOUT pin AC characteristics

Symbol	vmbol Parameter		Variable		25 MHz		ЛНz	Condition	Unit	
Symbol	Parameter	Min	Max	Min	Max	Min			Unit	
taau	Low Level width	0.5T – 20		-		11		$V_{CC} = 3 V \pm 10\%$	26	
tsch		0.5T – 15		5		16		$V_{CC} = 5 V \pm 10\%$	ns	
<b>1</b>	Lligh lovel width	0.5T – 20		-		11		$V_{CC} = 3 V \pm 10\%$		
SCL	t <sub>SCL</sub> High level width			5		16		$V_{CC} = 5 V \pm 10\%$	ns	


Note: T=Period of SCOUT

Measrement Condition

• Output Level : High 0.7 V<sub>CC</sub> / Low 0.3 V<sub>CC</sub>, CL = 10 pF



# TOSHIBA



#### 4.9 Bus Request / Bus Acknowledge

Symbol	Parameter	Variable		25 MHz		16 MHz		Unit
Symbol	mbol Parameter		Max	Min	Max	Min	Max	Unit
t <sub>ABA</sub>	Output Buffer off to BUSAK Low	0	80	0	80	0	80	ns
t <sub>BAA</sub>	<b>BUSAK</b> High to Output Buffer on	0	80	0	80	0	80	ns

Note1: Even if the BUSRQ signal goes low, the bus will not be released while the WAIT signal is low. The bus will only be released when BUSRQ goes low while WAIT is high.

 $Note 2: \quad This \ line \ shows \ only \ that \ the \ output \ buffer \ is \ in \ the \ off \ state.$ 

It does not indicate that the signal level is fixed.


Just after the bus is released, the signal level set before the bus was released is maintained dynamically by the external capacitance. Therefor, to fix the signal level using an external resistor during bus release, careful design is necessary, as fixing of the level is delayed.

The internal programmable pull-up/pull-down resistor is switched between the active and non-active states by the internal signal.

### 4.10 Recommended Oscillation Circuit

The TMP91CW12F/TMP91PW12F have been evaluated by the following resonator manufacturer. The evaluation results are shown below for your information.

- Note: The load capacitance of the oscillation terminal is the sum of the load capacitances of C1 and C2 to be connected and the stray capacitance on the board. Even if the ratings of C1 and C2 are used, the load capacitance varies with each board and the oscillator may malfunction. Therefore, when designing a board, make the pattern around the oscillation circuit shortest. It is recommended that final evaluation of the resonator be performed on the board.
- (1) Examples of resonator connection






Figure 1 High-frequency Oscillator Connection

Figure 2 Low-frequency Oscillator Connection

(2) Recommended ceramic resonators for the TMP91CW12F/PW12F: Murata Manufacturing Co., Ltd.

	Oscillation	Recommended	Recom	mended	rating		D
ltem	frequency	resonator	C1[pF]	C2[pF]	$Rd[k\Omega]$	VCC[V]	Remarks
	2.0	CSA2.00MG	30	30		274.22	
	2.0	CST2.00MG	(30)	(30)		2.7 to 3.3	
	4.0	CSA4.00MG	30	30			
	4.0	CST4.00MGW	(30)	(30)		2.7 to 5.5	-
		CSA10.0MTZ	30	30	0		
		CST10.0MTW	(30)	(30)		4.5 to 5.5	
		CSA10.0MTZ	30	30		27 + 22	
	10.0	CST10.0MTW	(30)	(30)		2.7 to 3.3	TMP91CW12F Only
		CSA10.0MTZ093	30	30		274-22	
High-		CST10.0MTW093	(30)	(30)		2.7 to 3.3	TMP91PW12F Only
-		CSA12.5MTZ	30	30			
frequency Oscillator		CST12.5MTW	(30)	(30)		4.5 to 5.5	-
Oscillator		CSA12.5MTZ	30	30		274222	
	12.5	CST12.5MTW	(30)	(30)		2.7 to 3.3	TMP91CW12F Only
		CSA12.5MTZ093	30	30		274-22	
		CST12.5MTW093	(30)	(30)		2.7 to 3.3	TMP91PW12F Only
		CSA16.00MXZ040	5	5			
		CST16.00MXW0C1	(5)	(5)		4.5 to 5.5	-
	16.0	CSA16.00MXZ040	Open	Open		2.7 to 3.3	TMP91CW12F Only
		CSA16.00MXZ046	Open	Open		2.7 to 3.3	TMP91PW12F Only
	20.0	CSA20.00MXZ040	3	3			
	25.0	CSA25.00MXZ040	Open	Open		4.5 to 5.5	_

• The values enclosed in brackets in the C1 and C2 columns apply to the condenser built-in type.

• MURATA MFG. CO., LTD. (JAPAN)

The product numbers and specifications of the resonators by Murata Manufacturing Co., Ltd. are subject to change. For up-to-date information, please refer to the following URL;

http://www.murata.co.jp/search/index.html