# TLV5591 SEMICONDUCTOR SIGNAL PROCESSOR

SLWS024-AUGUST 1995

- FLEX<sup>™</sup> Paging Protocol Signal Processor
- FLEX Roaming, Fragmentation, and Group Messaging Support
- FLEX Time-of-Day Stamping Support
- 16 Address Words support any Combination of Long (2 Word) and Short (1 Word) Addresses
- 16 Temporary Address Words Support Group Messaging
- 1600, 3200, and 6400 Bits per Second Decoding
- Any Phase (1, 2, and 4) Decoding
- Serial Peripheral Interface Security Circuit Deters Unauthorized Reconfigurations
- 2.0 Volt to 3.3 Volt Operation
- Allows Low Current STOP Mode Operation of Host Processor
- Uses standard Serial Peripheral Interface (SPI) in Slave Mode
- 32-bit Packets for Bidirectional Communications over the Serial Peripheral Interface
- Universal Receiver Control Supports many RF Integrated Circuits
- Programmable Low Battery Monitoring

DW PACKAGE					
(TOP VIEW)					
NC [ V <sub>DD</sub> [ RST [ LO BAT [ EXTS0 [ EXTS1 [ S0 [ S1 [ S2 [ S3 [ S4 [ S5 [ V <sub>S5</sub> [	1 2 3 4 5 6 7 8 9 10 11 12 13	28 27 26 25 24 23 22 21 20 19 18 17 16	NC V <sub>SS</sub> XTAL EXTAL CLKOUT SS SCK SDI SDO I/O RDY ATTN NC VDD		
NC [	14	15	NC		

## description

The TLV5591 signal processor is a FLEX <sup>™</sup> signal processor that takes full advantage of the Motorola® FLEX paging protocol. This low-current device operates at synchronous data rates of 1600, 3200, and 6400 bits per second (bps) using a 76.8 kHz oscillator. This device is readily integrated with standard off-the-shelf electronic pager components thereby reducing start-up costs associated with pager manufacturing. An industry standard serial peripheral interface (SPI) transports simultaneous bidirectional 32-bit data packets between the TLV5591 and the host processor.

As a FLEX protocol decoder, the internal TLV5591 receiver control component makes use of 6-stage warm-up, 2-stage locking, and 3-stage warm-down sequences. This control information is passed to the receiver using six programmable data output lines. Warm-up control allows testing of battery condition, setting output line state, RF receiver power-on time, and other elements of a pager. The 2-stage locking sequence handles requirements associated with received FLEX signal baud rate changes. The warm-down control sets the program selectable time period when signal processing is complete, and the receiver can power-off. Battery condition can be checked, and the output line state can be changed under warm down control.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

FLEX and Motorola are trademarks of Motorola, Inc.


PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



# TLV5591 SEMICONDUCTOR SIGNAL PROCESSOR

SLWS024-AUGUST 1995

## functional block diagram



## main control unit

The main control unit (MCU) coordinates the functional blocks contained within the TLV5591 signal processor. Additional functions include controlling the receiver operational sequence and SPI timing associated with the host-to-TLV5591 signal processor interface.

## clock recovery

This functional block synchronizes FLEX protocol symbols. The centers of the symbols are returned for sampling. The clock also detects the validity of symbol baud rate.

## sync correlator

The sync correlator acquires and maintains synchronization to FLEX signals.

#### de-interleaver

The de-interleaver disassembles the interleaved data blocks before sending to the appropriate registers. This process is a function of the data rates of 1600, 3200, and 6400 bits per second.

#### error corrector

The error corrector performs variable bit-error correction on the de-interleaved 32,21,2 BCH FLEX code words.

### local message filter

The local message filter determines which FLEX code words to send to the host processor. The code words are filtered and placed into packets prior to sending.

#### address comparator

This functional block checks each received FLEX code word for addresses corresponding to the 16 possible TLV5591 signal processor addresses and 16 temporary addresses.



SLWS024-AUGUST 1995

## serial peripherial interface (SPI)

The SPI operates in the slave mode and handles all data sent between the TLV5591 signal processor and the host microprocessor.

TERMINAL			DECODIDEION	
NAME	NO.	· 1/O	DESCRIPTION	
ATTN	18	1	Used by the host to request communications with the TLV5591 signal processor.	
CLKOUT	24	0	Clock Output (38.4 Hz)—May be used to clock a companion audio-to- data IC having a dual-bandwidth switched-capacitor filter designed for FLEX 4-level symbols. It may also be used to clock other functions of the pager circuitry.	
EXTAL	25	I	Crystal oscillator input.	
XTAL	26	0	Crystal oscillator output.	
EXTS0	5		EXTS0 and EXTS1 pair carries digitized FLEX 4-level symbols.	
EXTS1	6	1 '		
I/O RDY	19	0	Used to indicate the TLV5591 signal processor is ready for communication with the host.	
LO BAT	4	I	Used to test a low battery voltage input signal.	
NC	1, 14, 15, 17, 28		No internal connection.	
RST	3	I	Used to reset the TLV5591 signal processor.	
SCK	22	I	Serial Clock—Used to clock synchronous data on the SPI.	
SDI	21	I	Serial Data Input—Carries data sent to the TLV5591 signal processor from the host on the SPI.	
SDO	20	0	Serial Data Output—Carries data sent from the TLV5591 signal processor to the host on the SPI.	
SS	23	I	Slave Select—Used to select the TLV5591 signal processor's SPI for data transfer.	
S0	7			
S1	8	1		
S2	9	ο	Control lines for RF receiver functions.	
S3	10			
S4	11			
S5	12			
VDD	2, 16	Power	Supply voltage	
VSS	13, 27	Ground	Ground	

### **Terminal Functions**



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated