SGLS067 - MARCH 1992

 LinEPIC[™] 1-µm CMOS Process 8-Bit Resolution 	J PACKAGE (TOP VIEW)			
 Differential Linearity Error ±0.2% Max 				
 Maximum Conversion Rate 20 MHz Typ 10 MHz Min 	(LSB) D0[] 2 D1[] 3	23 DGTL V _{DD} 1		
 Analog Input Voltage Range 0 V to V_{DD} 	D2 4	21 REFB		
TTL Digital I/O Level	D3 🛛 5	20 ANLG INPUT		
Low Power Consumption 150 mW Typ	D4[] 6	19 ANLG INPUT		
• 5-V Single-Supply Operation	D5[] 7			
description		16 ANLG V _{DD}		
•		15 DGTL V _{DD} 2		
The TLC5502-5M is a low-power ultra-high-speed		14 🛛 ANLG GND		
8-bit analog-to-digital converter that uses the	NC 12	13 🛛 NC		

LinEPIC[™] CMOS process. It utilizes the full parallel comparison (flash method) for high-speed conversion. Because of such high-speed capability, the TLC5502-5M is suitable for fortemator from the speed signal processing, and video or radar signal processing.

Separate analog and digital supply pins are provided to reduce coupling between the high-speed digital switching sections and the lower-frequency analog signal comparators. This pin partitioning minimizes crosstalk and unwanted spurious signals.

The TLC5502-5M is characterized for operation from -55°C to 125°C.



During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriated logic voltage level, preferably either V_{CC} or ground. Specific guidelines for handling devices of this type are contained in the publication *Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies* available from Texas Instruments.

LinEPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1992, Texas Instruments Incorporated

SGLS067 - MARCH 1992

functional block diagram



operating sequence



Following the operating sequence above, the rising edge of the clock samples the analog input (sample N) at time t_N and latches sample N-1 at the output. Sample N is encoded to eight digital lines on the next falling edge of the clock and then the following high clock level latches these eight bits to the outputs (with a delay t_d) and acquires sample N + 1. Conversion is completed in one clock cycle and continues the sequence for the next cycle.



SGLS067 - MARCH 1992







equivalent of digital input circuit





SGLS067 - MARCH 1992

FUNCTION TABLE									
STEP	ANALOG INPUT VOLTAGE [†]	DIGITAL OUTPUT CODE							
0	0.000 V	L	L	L	L	L	L	L	L
1	0.019 V	L	L	L	L	L	L	L	Н
· ·	-								
127	2.413 V	L	н	Н	Н	Н	Н	Н	Н
128	2.432 V	н	L	L	L	L	L	L	L
129	2.451 V	н	L	L	L	L	L	L	Н
:	•								
254	4.826 V	н	Н	Н	н	H	Н	Н	L
255	4.845 V	н	н	Н	Н	Н	Н	Н	Н

[†] These values are based on the assumption that V_{refB} and V_{refT} have been adjusted so that the voltage at the transition from digital 0 to 1 (V_{ZT}) is 0 V and the transition to full scale (V_{FT}) is 4.8545 V. 1 LSB = 19 mV.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, ANLG V _{DD} (see Note 1)	-0.5 V to 7 V
Supply voltage range, DGTL V _{DD} (see Note 1)	-0.5 V to 7 V
Input voltage range at CLK, VI	-0.3 V to DGTL V _{DD} + 0.3 V
Input voltage range at analog input, V ₁	-0.5 V to ANLG V _{DD} + 0.5 V
Analog reference voltage range, V _{ref}	–0.5 V to ANLG V _{DD} + 0.5 V
Operating free-air temperature range, T _A	–55°C to 125°C
Storage temperature range	–55°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

NOTE 1: Voltages at analog inputs and ANLG V_{DD} are with respect to the ANLG GND terminals. Voltages at the digital outputs and DGTL V_{DD} are with respect to the DGTL GND terminals.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, ANLG V _{DD}	4.75	5	5.25	V
Supply voltage, DGTL V _{DD}	4.75	5	5.25	V
High-level input voltage, V _{IH} , CLK	2			V
Low-level input voltage VIL, CLK			0.8	V
Input voltage at analog input, VI	0		5	V
Analog reference voltage (top side), V _{refT}		ANLG V _{DD}		V
Analog reference voltage (midpoint), V _{refM}	$\frac{V_{refT} - V_{refB}}{2}$		V	
Analog reference voltage (bottom side), V _{refB}	0		V	
Differential reference voltage, V _{refT} – V _{refB}		5		V
High-level output current, IOH	-400		μΑ	
Low-level output current, IOL			4	mA
Clock pulse duration, high or low, t_{WH} or t_{WL}	50			ns
Operating free-air temperature, T _A	-55		125	°C



SGLS067 - MARCH 1992

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VOH	High-level output voltage	I _{OH} = -400 μA	2.4			V
VOL	Low-level output voltage	I _{OL} = 4 mA			0.4	V
Ц	Analog input current	$V_I = 0$ to 5 V, $f_{Clock} = 10$ MHz		±0.5		mA
ΙΗ	Digitial high-level input current	$V_{I} = 5 V$			1	μΑ
۱ _{IL}	Digital low-level input current	$V_{\parallel} = 0$			-1	μΑ
I _{refB}	Reference current	$V_{refB} = 0$		-10	-20	mA
I _{refT}	Reference current	V _{refT} = 5 V		10	20	mA
Ci	Analog input capacitance			50		pF
IDD	Supply current	f _{clock} = 10 MHz		30	60	mA

electrical characteristics over operating supply voltage range, T_A = 25°C

operating characteristics over operating supply voltage range, T_A = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fc(max)	Maximum conversion rate		10	20		MHz
ED	Linearity error, differential	$V_{I} = 0$ to 5 V		±0.1	±0.2	%FSR
EL	Linearity error, best straight line	$V_{I} = 0$ to 5 V			±0.4	%FSR
SNR [†]	Signal to noise ratio	f _{clock} = 9.9 MHz, f _{IN} = 97 kHz,		-50		dB
THD	Total harmonic distortion	BW = 5 MHz		51		dB
BW	Analog input bandwidth (3 dB)	f _{clock} = 10 MHz		5		MHz
td	Delay time, digital output	C _L = 15 pF		10	30	ns

[†]SNR is total noise without THD.

timing diagram





SGLS067 - MARCH 1992



NOTE A: This curve is based on the assumption that V_{refB} and V_{refT} have been adjusted so that the voltage at the transition from digital 0 to 1 (V_{ZT}) is 0 and the transition to full scale (V_{FT}) is 4.8545 V. 1 LSB = 19 mV.







SGLS067 - MARCH 1992

TYPICAL CHARACTERISTICS





SGLS067 - MARCH 1992



TYPICAL CHARACTERISTICS

PARAMETER MEASUREMENT INFORMATION



Figure 10. Load Circuit



SGLS067 - MARCH 1992

APPLICATION INFORMATION

The following design recommendations will benefit the TLC5502-5M user:

- 1. External analog and digital circuitry should be physically separated and shielded as much as possible to reduce system noise.
- 2. RF breadboarding or PCB techniques should be used throughout the evaluation and production process. Breadboards should be copper clad for bench evaluation.
- 3. Since the ANLG GND, DGTL GND1, and DGTL GND2 are not connected internally, these pins need to be connected externally. With breadboards, these ground lines should be connected through separate leads with proper supply bypassing. A good method to use is a separate twisted-pair cable for the supply lines to minimize noise pickup. An analog and digital ground plane should be used on PCB layouts.
- 4. Since the ANLG V_{DD}, DGTL V_{DD}1, and DGTL V_{DD}2 are not connected internally, these pins also need to be connected externally. To connect ANLG V_{DD}, DGTL V_{DD}1, and DGTL V_{DD}2, a 50- Ω resistor should be placed in series with DGTL V_{DD}1 and then a 0.1- μ F capacitor to ground before being connected to ANLG V_{DD} and DGTL V_{DD2}.
- ANLG V_{DD} to ANLG GND, DGTL V_{DD}1 to DGTL GND1, and DGTL V_{DD}2 to DGTL GND2 should be decoupled with 1-μF and 0.01-μF capacitors, respectively, as close as possible to the appropriate device pins. A ceramic-chip capacitor is recommended for the 0.01-μF capacitor. Care should be exercised to assure a solid noise free ground connection for the analog and digital grounds.
- 6. The no connection (NC) pins on the J package should be connected to ground.
- ANLG V_{DD}, ANLG GND, and ANLG INPUT should be shielded from the higher-frequency pins, CLK and D0–D7. If possible, ANLG GND traces should be placed on both sides of the ANLG INPUT traces on the PCB.
- 8. In testing or application of the device, the resistance of the driving source connected to the analog input should be 10 Ω or less within the analog frequency range of interest.



SGLS067 - MARCH 1992



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated