

- Industrial Temperature Version of the TFB2022A With an Operating Range of –20°C to 85°C
- Parallel-Protocol Support Is Fully Compliant to Futurebus+ Standard (IEEE Std 896.1–1991)
- Interfaces Easily to a Variety of Popular Microprocessors Such as SPARC™, 680x0, 88xxx, 80x86, and Alpha AXP™
- Can Be Used in Conjunction With the TFB2002A Futurebus+ I/O Controller or Standalone With a User-Defined Controller
- 64 Data Channels and 8 Parity Channels on Board
- Supports 32 or 36 Bits of Addressing
- On-Board Address Decoding Determines Whether Transaction Is to Host Memory, Extended Unit Space, Message-Passing Mailbox, or Other CSR Location
- Parallel-Protocol-Related CSR Locations Are Provided on Chip
- Provides Support for Module Live Insertion
- Handles Both Packet and Compelled Transfers
- Capable of Buffering up to 256 Bytes Per Transaction

description

The TFB2022AI data path unit (DPU) is a member of the Texas Instruments Futurebus+ (FB+) chip set. This chip set provides an integrated approach to the Futurebus+ interface that reduces new-product design time, allows more functionality per circuit board, improves overall interface reliability, and reduces end-user down time through built-in test capabilities. The Futurebus+ chip set is capable of supporting 32- or 64-bit data widths in any combination on both the host-bus interface (HIF) and Futurebus+. The address width is programmable to be 32 bits or 36 bits (with either data width).

The TFB2022AI may be used with a TFB2002B Futurebus+ I/O controller to provide a complete 64-bit Profile-B interface. It allows great flexibility in the design of the system and in the host features that may be supported. It may also be used with a user-defined controller to provide a variety of performance features. When used together, the TFB2022AI and TFB2002B provide the Futurebus+ and host-bus protocol control for the first 64 bits of data and 36 bits of address. The TFB2022AI contains a bidirectional FIFO for high-speed transmission of data in either compelled or packet mode, address control for 36 bits of address, and related CSR locations. All Profile-A- and Profile-B-required CSRs are implemented either on this device or the TFB2002B.

The TFB2022AI is optimized for Profile-B modules. Several processors may reside on a single module with the DPU as long as they do not require the DPU/IOC to understand cache-coherent operation. The module may contain memory or I/O units in addition to processors. The TFB2022AI is best suited for I/O or memory modules.

The MS<1:0> signals provide a preaddress decode mechanism, enabling the user to implement simplified decode logic in the logic interface. These signals indicate whether an access is being made to host memory, extended units space, host CSR space, or to a message mailbox.

The TFB2022AI is offered in a 240-pin metal quad flat package (MFP). The TFB2022AI is characterized for operation over the industrial temperature range of –20°C to 85°C.

NOTE: To maintain consistency with the notation used in the Futurebus+ standard (IEEE Std 896.1–1991), an active-low signal is denoted herein by use of the trailing asterisk (*) on the signal name.

SPARC is a trademark of Sun Microsystems, Inc.
Alpha AXP is a trademark of Digital Equipment Corporation.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




TFB2022AI FUTUREBUS+ DATA PATH UNIT

SLLS183 – AUGUST 1994

terminal assignments

MFP PACKAGE (TOP VIEW)



NC – No internal connection



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

Terminal Functions

host interface

TERMINAL NAME	NO.	I/O	FROM/TO	DESCRIPTION
BSTAT<1:0>*	14, 13	I	Host interface	Host-interface status: HH Normal HL Reserved LH Bus error LL Backoff/retry
BSTRDY*	131	I	Host interface	Burst ready
CLK	29	I	Host interface	Clock input. CLK is the processor clock for synchronous transactions on the host side. Up to 25 MHz is recommended.
DL<1:0>	147, 146	I	Host interface	Host-interface data length: LL 64 bytes LH 32 bytes HL 16 bytes HH 8 bytes
DSACK<1:0>*	145, 144	I	Host interface	Data acknowledge: Single mode (TBST* = high): LL Complete cycle, data bus port 32 LH Reserved HL Reserved HH Insert wait state Burst mode (TBST* = low): LL Low speed, 32-bit burst capable LH High speed, 32-bit burst capable HL Low speed, 64-bit burst capable HH High speed, 64-bit burst capable
HA<31:0>	205–204, 202–197, 195–190, 188–183, 181–176, 174–169	I/O	Host interface	Host-interface address or upper quadlet of data
HAP<3:0>	209–206	I/O	Host interface	Extended host-interface address or parity for upper quadlet of host interface data
HAS*	156	I	Host interface	Host-interface address strobe
HD<31:0>	10–6, 4–2, 240–239, 237–232, 229–225, 223–221, 219–218, 216–211	I/O	Host interface	Lower quadlet of host-interface data
HDP<3:0>	11, 1, 230, 220	I/O	Host interface	Parity for lower quadlet of host-interface data
HIP*	155	I	Host interface	Host-interface transaction in progress
TR/W*	148	I	Host interface	Host-interface read or write
TSIZE<1:0>	167, 166	I/O	Host interface	Host-interface transaction size: LL Word (32 bits or greater) LH Byte (8 bits) HL Half word (16 bits) HH Three bytes (24 bits)

TFB2022AI FUTUREBUS+ DATA PATH UNIT

SLLS183 – AUGUST 1994

Terminal Functions

other module interface signals

TERMINAL NAME	TERMINAL NO.	I/O	FROM/TO	DESCRIPTION
MS<1:0>	33, 34	O	Module	Memory decode of the host address: LL Unselected LH Host memory HL Host-unit space HH CSR space
REFCLK	151	I	Module	Clock input. A 25-MHz, 50%±5% duty-cycle signal is recommended; any frequency between 25 MHz and 33 MHz and duty cycle of 50%±5% can be tolerated. REFCLK determines packet-mode transfer speed.

interface to TFB2002A

TERMINAL NAME	TERMINAL NO.	I/O	FROM/TO	DESCRIPTION
DATAAV*	153	O	TFB2002B IOC	Data available in FIFO. In compelled mode, DATAAV* indicates if any data is in the FIFO. In packet or burst mode, DATAAV* indicates if a packet or burst data of length encoded on Futurebus+ packet size or the DL<1:0> lines is available.
DMAMODE	154	I	TFB2002B IOC	DMA operation is occurring. FMODE and HMODE are modified for this function.
ERROR<1:0>	21, 22	O	TFB2002B IOC	Futurebus+ error indicators: LL No error LH Futurebus+ parity error HL Packet longitudinal error HH Host-interface-data parity error
FADEC<3:0>	143, 142, 141, 139	O	TFB2002B IOC	Futurebus+ address decode: LLLL Unselected LLLH Host memory LLHL Host-extended-unit space LLHH Host CSR LHLL Broadcast mailbox LHLH Reserved LHHL Reserved LHHH Reserved HLLL Mailbox address HLLH Packet-mode-capable memory address HLHL Reserved HLHH Reserved HHLL Reserved HHLH DPU CSR HHHL Broadcast CSR (non-DPU) HHHH Broadcast CSR (DPU)
FIFORST*	19	I	TFB2002B IOC	FIFO reset. FIFORST* resets the FIFO pointers
FAACK	133	O	TFB2002B IOC	Futurebus+ acknowledge. Futurebus+ event complete
FMODE<2:0>	138, 137, 136	I	TFB2002B IOC	Futurebus+ mode. FMODE<2:0> indicates to the TFB2022AI what action is to be taken in the Futurebus+ interface: LLL Compelled-mode Futurebus+ LLH Packet-mode Futurebus+ LHL Partial transfer LHH Disconnect data for master write HLL Reserved HLH Reserved HHL Disconnect data for split requestor HHH Reserved



Terminal Functions

interface to TFB2002A (continued)

TERMINAL NAME	NO.	I/O	FROM/TO	DESCRIPTION																																
FRD*	135	I	TFB2002B IOC	Futurebus+ read/write indicator: L = read (move data from Futurebus+ to FIFO); H = write (move data from FIFO to Futurebus+)																																
FSTRB	134	I	TFB2002B IOC	Futurebus+ strobe: perform next Futurebus+ event																																
HADEC<3:0>	161, 159, 158, 157	O	TFB2002B IOC	Host address decode. Address decoding for the host-interface address: Slave encoding: Master encoding: <table style="width: 100%; border: none;"> <tr> <td style="width: 50%;">LLLL Unselected</td> <td style="width: 50%;">LLLL Unselected</td> </tr> <tr> <td>LLLH Host memory</td> <td>LLLH Memory address compelled</td> </tr> <tr> <td>LLHL Host-unit space</td> <td>LLHL Maximum burst capable or extended unit space</td> </tr> <tr> <td>LLHH Host CSR</td> <td>LLHH Memory address 64-byte burst</td> </tr> <tr> <td>LHLL Broadcast mailbox</td> <td>LHLL 32-byte-memory-address capable</td> </tr> <tr> <td>LHLH Reserved</td> <td>LHLH 16-byte-memory-address capable</td> </tr> <tr> <td>LHHL Split response hit</td> <td>LHHL 8-byte-memory-address capable</td> </tr> <tr> <td>LHHH Futurebus+ CSR address</td> <td>LHHH Reserved</td> </tr> <tr> <td>HLLL Reserved</td> <td>HLLL Reserved</td> </tr> <tr> <td>HLLH Broadcast CSR address</td> <td>HLLH Reserved</td> </tr> <tr> <td>HLHL Reserved</td> <td>HLHL Reserved</td> </tr> <tr> <td>HLHH Reserved</td> <td>HLHH Reserved</td> </tr> <tr> <td>HHLL Reserved</td> <td>HHLL Reserved</td> </tr> <tr> <td>HHLH DPU CSR</td> <td>HHLH Reserved</td> </tr> <tr> <td>HHHL Reserved</td> <td>HHHL Reserved</td> </tr> <tr> <td>HHHH Reserved</td> <td>HHHH Reserved</td> </tr> </table>	LLLL Unselected	LLLL Unselected	LLLH Host memory	LLLH Memory address compelled	LLHL Host-unit space	LLHL Maximum burst capable or extended unit space	LLHH Host CSR	LLHH Memory address 64-byte burst	LHLL Broadcast mailbox	LHLL 32-byte-memory-address capable	LHLH Reserved	LHLH 16-byte-memory-address capable	LHHL Split response hit	LHHL 8-byte-memory-address capable	LHHH Futurebus+ CSR address	LHHH Reserved	HLLL Reserved	HLLL Reserved	HLLH Broadcast CSR address	HLLH Reserved	HLHL Reserved	HLHL Reserved	HLHH Reserved	HLHH Reserved	HHLL Reserved	HHLL Reserved	HHLH DPU CSR	HHLH Reserved	HHHL Reserved	HHHL Reserved	HHHH Reserved	HHHH Reserved
LLLL Unselected	LLLL Unselected																																			
LLLH Host memory	LLLH Memory address compelled																																			
LLHL Host-unit space	LLHL Maximum burst capable or extended unit space																																			
LLHH Host CSR	LLHH Memory address 64-byte burst																																			
LHLL Broadcast mailbox	LHLL 32-byte-memory-address capable																																			
LHLH Reserved	LHLH 16-byte-memory-address capable																																			
LHHL Split response hit	LHHL 8-byte-memory-address capable																																			
LHHH Futurebus+ CSR address	LHHH Reserved																																			
HLLL Reserved	HLLL Reserved																																			
HLLH Broadcast CSR address	HLLH Reserved																																			
HLHL Reserved	HLHL Reserved																																			
HLHH Reserved	HLHH Reserved																																			
HHLL Reserved	HHLL Reserved																																			
HHLH DPU CSR	HHLH Reserved																																			
HHHL Reserved	HHHL Reserved																																			
HHHH Reserved	HHHH Reserved																																			
HBADLD*	18	I	TFB2002B IOC	Host address load. Futurebus+ has been granted for the requested transaction																																
HMASTER*	26	I	TFB2002B IOC	Host master. Indicates host-interface mastership																																
HMODE<2:0>	164, 163, 162	I	TFB2002B IOC	Host mode. HMODE<2:0> indicates to the TFB2022AI what action is to be taken in the host interface: <table style="width: 100%; border: none;"> <tr> <td style="width: 50%;">LLL Reserved</td> <td style="width: 50%;"></td> </tr> <tr> <td>LLH</td> <td>Between FIFO and host interface (single transfer), between TFB2022AI resident CSR and host interface, or between TFB2022AI resident CSR and FIFO</td> </tr> <tr> <td>LHL</td> <td>From FIFO to TFB2022AI resident CSR</td> </tr> <tr> <td>LHH</td> <td>Reserved</td> </tr> <tr> <td>HLL</td> <td>Reserved</td> </tr> <tr> <td>HLH</td> <td>Between FIFO and host bus (burst mode)</td> </tr> <tr> <td>HHL</td> <td>Reserved</td> </tr> <tr> <td>HHH</td> <td>Reserved</td> </tr> </table>	LLL Reserved		LLH	Between FIFO and host interface (single transfer), between TFB2022AI resident CSR and host interface, or between TFB2022AI resident CSR and FIFO	LHL	From FIFO to TFB2022AI resident CSR	LHH	Reserved	HLL	Reserved	HLH	Between FIFO and host bus (burst mode)	HHL	Reserved	HHH	Reserved																
LLL Reserved																																				
LLH	Between FIFO and host interface (single transfer), between TFB2022AI resident CSR and host interface, or between TFB2022AI resident CSR and FIFO																																			
LHL	From FIFO to TFB2022AI resident CSR																																			
LHH	Reserved																																			
HLL	Reserved																																			
HLH	Between FIFO and host bus (burst mode)																																			
HHL	Reserved																																			
HHH	Reserved																																			
HSTRB*	165	I	TFB2002B IOC	Host strobe. Perform next host-interface request as indicated in HMODE<2:0>																																
NEWADDR*	149	I	TFB2002B IOC	New address. Increment address in the TFB2022AI address register																																
SELECTED*	132	I	TFB2002B IOC	Module selected. Futurebus+ transaction uses this module. The DPU is used as a slave of the Futurebus+ transaction.																																
SPACEAV*	152	O	TFB2002B IOC	Space available in FIFO. In compelled mode, SPACEAV* indicates that space is available in the FIFO for another transfer. In packet or burst mode, SPACEAV* indicates that space is available in the FIFO for another packet or burst.																																
UNALIGNED*	17	O	TFB2002 IOC	FB+ slaved partial unaligned operation																																



TFB2022AI FUTUREBUS+ DATA PATH UNIT

SLLS183 – AUGUST 1994

Terminal Functions

JTAG test port

TERMINAL NAME	NO.	I/O	FROM/TO	DESCRIPTION
TCK	31	I	Module	JTAG test clock
TDI	28	I	Module	JTAG test data in
TDO	27	O	Module	JTAG test data out
TMS	32	I	Module	JTAG test-mode select

reset port

TERMINAL NAME	NO.	I/O	FROM/TO	DESCRIPTION
BNIT*	24	I	Module	Bus interface reset. Signal indicating that a bus-interface reset is required
RST*	25	I	Module	Module power-up reset. RST* resets all logic; output signals go to their inactive states, and 3-state outputs and bidirectional signals take on the high-impedance state.
SYSRESET*	23	I	Module	System reset required. Signal indicating that a system reset is required

Futurebus+ Interface

TERMINAL NAME	NO.	I/O	FROM/TO	DESCRIPTION
AD<63:0>	52–59, 62–69, 72–79, 82–89, 92–99, 102–109, 112–119, 122–129	I/O	Futurebus+	Multiplexed Futurebus+ address and data
ADP<7:0>	51, 61, 71, 81, 91, 101, 111, 121	I/O		Futurebus+ parity
ASI	44	I	Futurebus+	Futurebus+ address synchronization strobe
CM<7:5>	37, 36, 35	I	Futurebus+	Futurebus+ command bits
DSI, DKI, DII	42, 48, 46	I	Futurebus+	Futurebus+ data path synchronization signals in: data strobe (DSI), data acknowledge (DKI), data acknowledge inverse (DII)
GA<4:0>	49, 47, 45, 43, 41	I	Futurebus+	Geographical address
STI5, STI3	39, 38	I	Futurebus+	Futurebus+ status



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V_{CC} (see Note 1)	–0.5 V to 7 V
Input voltage range, V_I (at any input)	–0.5 V to 7 V
Output voltage range, V_O	–0.5 V to 7 V
Continuous total dissipation	See Dissipation Rating Table
Power dissipation	2 W
Operating free-air temperature range, T_A	–20°C to 85°C
Storage temperature range	–65°C to 150°C
Case temperature for 10 seconds	260°C

NOTE 1: All voltage values are with respect to GND.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING
MFP	6250 mW	50 mW/°C	4000 mW

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V_{CC}	4.75	5	5.25	V
High-level input voltage, V_{IH}	2		V_{CC}	V
Low-level input voltage, V_{IL}	–0.5		0.8	V
Operating free-air temperature range, T_A	–20		85	°C

electrical characteristics over recommend operating free-air temperature range (unless otherwise noted)

PARAMETER	MACRO	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IT} Input threshold voltage	IPI04LK	$V_I = V_{CC}$ or 0 V, $I_I = \pm 1 \mu\text{A}$, $C_L = 7.4 \text{ pF}$		1.3		V
V_{OH} High-level output voltage	OPI43LK	$I_{OH} = -4 \text{ mA}$	3.7			V
V_{OL} Low-level output voltage		$I_{OL} = 4 \text{ mA}$			0.5	V
V_{OH} High-level output voltage	OPI83LK	$I_{OH} = -8 \text{ mA}$	3.7			V
V_{OL} Low-level output voltage		$I_{OL} = 8 \text{ mA}$			0.5	V
V_{OH} High-level output voltage	OPIH3LK	$I_{OH} = -12 \text{ mA}$	3.7			V
V_{OL} Low-level output voltage		$I_{OL} = 12 \text{ mA}$			0.5	V
V_{OH} High-level output voltage	OPJ43LK	$I_{OH} = -4 \text{ mA}$	3.7			V
V_{OL} Low-level output voltage		$I_{OL} = 4 \text{ mA}$			0.5	V
V_{OH} High-level output voltage	OPJ83LK	$I_{OH} = -8 \text{ mA}$	3.7			V
V_{OL} Low-level output voltage		$I_{OL} = 8 \text{ mA}$			0.5	V



TFB2022AI FUTUREBUS+ DATA PATH UNIT

SLLS183 – AUGUST 1994

macros

Table 1 lists the internal and external buffer macros used in the TFB2022AI design. To use this table, find the pin of interest and note the macro name(s). If there is an entry only in the input macro column, the pin is an input. If there is an entry only in the output macro column, the pin is an output. If there is an entry in both columns, this is a 3-state bidirectional pin. The macro(s) are also listed in the electrical characteristics table.

Table 1. TFB2022AI (DPU) Pin Names and Macro Numbers


PIN NAME	INPUT MACRO	OUTPUT MACRO
AD<63:0>	IPI04LK	OPJ43LK
ADP<7:0>	IPI04LK	OPJ43LK
ASI	IPI04LK	
BINIT*	IPI04LK	
BSTAT<1:0>*	IPI04LK	
BSTRDY*	IPI04LK	
CLK	IPI04LK	
CM<7:5>	IPI04LK	
DATAAV*		OPI43LK
DII	IPI04LK	
DKI	IPI04LK	
DL<1:0>	IPI04LK	
DMAMODE	IPI04LK	
DSACK<1:0>*	IPI04LK	
DSI	IPI04LK	
ERROR<1:0>		OPI43LK
FAK		OPI43LK
FADEC<3:0>		OPI43LK
FIFORST*	IPI04LK	
FMODE<2:0>	IPI04LK	
FRD*	IPI04LK	
FSTRB	IPI04LK	
GA<4:0>*	IPI04LK	
HA<31:0>	IPI04LK	OPJ83LK
HADEC<3:0>		OPI43LK

PIN NAME	INPUT MACRO	OUTPUT MACRO
HAP<3:0>	IPI04LK	OPJ83LK
HAS*	IPI04LK	
HBADLD*	IPI04LK	
HBMASTER*	IPI04LK	
HD<31:0>	IPI04LK	OPJ83LK
HDP<3:0>	IPI04LK	OPJ83LK
HIP*	IPI04LK	
HMODE<2:0>	IPI04LK	
HSTRB*	IPI04LK	
MS<1:0>		OPI83LK
NEWADDR*	IPI04LK	
REFCLK	IPI04LK	
RST*	IPI04LK	
SELECTED*	IPI04LK	
SPACEAV*		OPI43LK
STI<5,3>	IPI04LK	
SYSRESET*	IPI04LK	
TCK	IPI04LK	
TDI	IPI04LK	
TDO		OPI43LK
TMS	IPI04LK	
TR/W*	IPI04LK	
TSIZE<1:0>	IPI04LK	OPIH3LK
UNALIGNED*		OPI43LK

MECHANICAL DATA

MFP/S-MQFP-G240

METAL QUAD (MQUAD®) CAVITY-UP FLATPACK



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. MQUAD is a registered trademark of Olin Corporation.
 D. This quad flat package consists of a circuit mounted on a leadframe and encased within an anodized aluminum shell. The package is intended for parts requiring either a lower stress environment or higher thermal dissipation capabilities than can be supplied by plastic. Ultrasonic cleaning of this package or boards with this package is not permitted.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
RF/IF and ZigBee® Solutions	www.ti.com/lprf

Applications

Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2008, Texas Instruments Incorporated