

TDA9108

MONITOR HORIZONTAL PROCESSOR

- POS/NEG SYNC INPUT
- SYNC POLARITY DETECTION
- 2 PLLs CONCEPT
- 2 COMPLEMENTARY OUTPUTS
- DC ADJUSTABLE FREQUENCY
- DC ADJUSTABLE DUTY CYCLE
- X-RAY PROT INPUT
- BACK PORCH CLAMPING PULSE GENER-ATOR
- H-DRIVE INHIBITION WHEN V_S < V_{S START}



DIP14 (Plastic Package)

ORDER CODE : TDA9108

DESCRIPTION

The TDA9108 is a horizontal deflection processor specially designed for monitor applications. The H-drive output duty cycle, the horizontal frequency and the horizontal position are DC adjustable; it accepts both POS/NEG polarity on sync input and delivers polarity information on a dedicated pin. All these features make the device a good choice for multifrequency application. In addition to this, X-ray protection, 2 complementary H-drive output, and a back porch clamping pulse generator are also included. It is a monolithic integrated circuit encapsulated in a 14 lead dual line plastic package.

PIN CONNECTIONS



TDA9108

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Supply Voltage (Pin 1)	15	V
V ₂	Voltage at Pin 2	18	V
V4	Voltage at Pin 4	0, V _S	V
V ₈	Voltage at Pin 8	0 , V _S	V
V9	Voltage at Pin 9	0 , V _S	V
V ₁₀	Voltage at Pin 10	0, V _S	V
l ₂	Pin 2 Peak Current	1	А
l ₃	Pin 3 Peak Current	0.5	Α
l 6	Pin 6 Input Current	30	mA
I7	Pin 7 Input Current	10	mA
P _{tot}	Total Power Dissipation at $T_{amb} \le 70^{\circ}C$	0.9	W
T _{stg} , T _j	Storage and Junction Temperature	- 40 , + 150	°C

THERMAL DATA

Symbol	Parameter	Value	Unit
R _{th (j-a)}	Thermal Resistance Junction-ambient Max.	90	°C/W

ELECTRICAL CHARACTERISTICS

(refer to the test circuit, $V_S = 12V$, $T_A = 25^{\circ}C$, unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Vs	Supply Voltage Range		10	12	13.2	V
ls	Supply Current (Pin 1)	$I_3 = 0$		38	55	mA
Vs	Supply voltage at which the output pulses (at Pin 2 and 3) are switched off				4	V



ELECTRICAL CHARACTERISTICS (continued) (refer to the test circuit, $V_S = 12V$, $T_A = 25^{\circ}C$, unless otherwise specified)

INPUT Threshold Current ECTION ection Threshold ve sync on Pin 9 for $V_{10} < V_{10th}$ ive sync on Pin 9 for $V_{10} > V_{10th}$ int ance (2k Ω) Threshold CIRCUIT	• Sync high • Sync Low • Sync high • Sync Low $V_{10} = 2V$ $V_{10} = 3V$	2 -20 2.3	-7 2.5	Vs 0.8 1 2.7	V V μΑ μΑ
Threshold Current ECTION ection Threshold ve sync on Pin 9 for $V_{10} < V_{10th}$ ive sync on Pin 9 for $V_{10} > V_{10th}$ nt ance (2k Ω) Threshold CIRCUIT	• Sync high • Sync Low • Sync high • Sync Low $V_{10} = 2V$ $V_{10} = 3V$	2 -20 2.3	-7 2.5	Vs 0.8 1 2.7	V V μΑ μΑ V
Current ECTION ection Threshold ve sync on Pin 9 for $V_{10} < V_{10th}$ ive sync on Pin 9 for $V_{10} > V_{10th}$ int ance (2k Ω) Threshold CIRCUIT	• Sync high • Sync Low V ₁₀ = 2V V ₁₀ = 3V	2.3	-7 2.5	2.7	μΑ μΑ V
ECTION ection Threshold ve sync on Pin 9 for $V_{10} < V_{10th}$ ive sync on Pin 9 for $V_{10} > V_{10th}$ nt ance (2k Ω) Threshold CIRCUIT	$V_{10} = 2V$ $V_{10} = 3V$	2.3	2.5	2.7	V
ection Threshold ve sync on Pin 9 for $V_{10} < V_{10th}$ ive sync on Pin 9 for $V_{10} > V_{10th}$ nt ance (2k Ω) Threshold CIRCUIT	$V_{10} = 2V$ $V_{10} = 3V$	2.3	2.5	2.7	V
ve sync on Pin 9 for $V_{10} < V_{10th}$ ive sync on Pin 9 for $V_{10} > V_{10th}$ nt ance (2k Ω) Threshold CIRCUIT	$V_{10} = 2V$ $V_{10} = 3V$				
nt ance (2kΩ) Threshold CIRCUIT	$V_{10} = 2V$ $V_{10} = 3V$				
ance (2kΩ) Threshold CIRCUIT	(1 12	μΑ μΑ
CIRCUIT	(see note 1)		6.3		V
nput Threshold Voltage V _{8th} Pin 2 and 3 are inhibited witched off/on)		2.6	2.9	3.2	V
nt	$\begin{array}{c} V_8 \leq 2.5 \\ V_8 \geq 3.3 \end{array}$	-0.5		0.5	μΑ μΑ
parator Input Threshold				10	V
ning Current		0.1			mA
/oltage (Pin 3 grounded)	I ₂ = 150mA		2.2	3.2	V
ent (Pin 3 grounded)	$V_2 = 5V$			150	mA
age (Pin 2 connected to supply)	 High level (I₃ = 150mA) Low level (I₃ = 100mA) 	8.8	9.8 1.5	10.8 2.7	V V
ent Capability	SourceSink			150 100	mA mA
stance	At leading edge of		3		Ω
	 At falling edge of output pulse 		20		Ω
TMENT					
Dutput Pulse Duty Cycle on level, line transistor off time)	f = 31.5kHz Pin 4 not connected	26	30	34	%
Pin 4 (see note 2)	Pin 4 not connected	0.178 Vs	0.19 V _S	0.202 V _S	V
alent Resistor on Din 1	Pin 4 not connected	1.7	2.3	2.9	kΩ
	MENT utput Pulse Duty Cycle on vel, line transistor off time) in 4 (see note 2) lent Resistor on Pin 4	MENT utput Pulse Duty Cycle on vel, line transistor off time) f = 31.5kHz Pin 4 not connected in 4 (see note 2) Pin 4 not connected lent Resistor on Pin 4 Pin 4 not connected polarity detection comparator is clamped by an internal Zener diode	MENT utput Pulse Duty Cycle on vel, line transistor off time) f = 31.5kHz 26 Pin 4 not connected 0.178 Vs Ient Resistor on Pin 4 Pin 4 not connected 1.7 polarity detection comparator is clamped by an internal Zener diode (Vz). Value Value	MENT utput Pulse Duty Cycle on vel, line transistor off time) f = 31.5kHz Pin 4 not connected 26 30 Pin 4 not connected 0.178 Vs 0.19 Vs Ient Resistor on Pin 4 Pin 4 not connected 1.7 2.3	MENT utput Pulse Duty Cycle on vel, line transistor off time) f = 31.5kHz Pin 4 not connected 26 30 34 in 4 (see note 2) Pin 4 not connected 0.178 Vs 0.19 Vs 0.202 Vs lent Resistor on Pin 4 Pin 4 not connected 1.7 2.3 2.9

Note 2: Pin 4 internal schematic







ELECTRICAL CHARACTERISTICS (continued)

(refer to the test circuit, $V_S = 12V$, $T_A = 25^{\circ}C$, unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
	CLE ADJUSTMENT (continued)					
t _{pADJ}	Max. Horizontal Output Duty Cycle Range	f = 31.5kHz		50		%
	(function of V ₄) $t_p = K4 \cdot \frac{V_4}{V_S}$ (see note 3)					
K4	Duty Cycle Adjustment Coefficient		1.6	1.8	2	
KEY PULS	SE OUTPUT					
V _{7k}	Key Pulse Output Peak Voltage (emitter follower)	I ₇ = 5mA	4	5		V
V _{7L}	Low Level (outside the key pulse)			0.2	0.5	V
tsĸ	Phase Relation between Trailing Edge of Key Pulse and Middle of Sync. Input Pulse	f = 31.5kHz Sync width = 2µs	1.1	1.5	1.9	μs
t _K	Key Pulse Duration		1.25	1.7	2.15	μs
OSCILLAT	OR					
V ₁₂	Low Level Threshold Voltage			5.4		V
V ₁₂	High Level Threshold Voltage			8.2		V
I ₁₂	Charge Current	$R_{13} = 10 k\Omega$		0.6		mA
I ₁₂	Discharge Current	$R_{13} = 10k\Omega$		0.3		mA
V ₁₃	Reference Voltage on Pin 13		2.6	2.9	3.2	V
fo	Free Running Frequency	$R_{13} = 10k\Omega$ $C_{12} = 2.2nF$	27	30	33	kHz
f _{Max.}	Maximum Oscillator Frequency	$R_{13} = 47k\Omega$ $C_{12} = 2.2nF$	66			kHz
Jitt.	Horizontal Jitter	f = 31.5kHz		5		ns
$\frac{\Delta f_0}{\Delta h_0}$	Frequency Control Sensitivity	$R_{13} = 10k\Omega$ $C_{12} = 2.2nF$		100		Hz
	Frequency Change when Vo Drops to 7.5V				-6	μ Λ %
	MPARATOR				0	70
	Control Voltage Pange			0 / to 8 '	2	
V 5	Peak Control Current	During flyback pulse	9.4 10 8.2			mΔ
15	Input Current (blocked Phase Detector)	Outside flyback pulse		1 0.00	5	
t _D	Permissible Delay between Output Pulse Leading			t _p - t _f	0	μs
$\frac{\Delta t}{\Delta t_{\rm D}}$	Static Control Error				0.2	%
	LSE-OSCILLATOR PHASE COMPARATOR					4
V ₁₁	Control Voltage Range			4.6 to 1.4	4	V
I ₁₁	Control Peak Current	During Sync Pulse		± 2.3		mA
$\frac{\Delta f}{\Delta t}$	Phase Lock Loop Gain	R ₁₁₋₁₃ = 100kΩ		4		<u>kHz</u> us
f	Catching and Holding Range	See Typical Application		± 700		Hz
OVERALL	PHASE RELATIONSHIP					I
+-	Phase Relation between Middle of Flyback Pulse and Middle of Sync. Pulse	$R_{13} = 10k\Omega$ $C_{12} = 2.2nF$		1.1		μs
ιO			1	I	L	
$\frac{\Delta V_5}{\Delta t_{-}}$	Adjustment Sensitivity			130		mV







Figure 1: Relation Ship of Main Waveform Phases



TYPICAL APPLICATION



APPLICATION INFORMATION

Sync Extractor and Polarity Detection

This circuit is able to handle both positive or negative TTL input signal on Pin 9. The voltage on Pin 10 drives an internal inverter providing a constant sync polarity to the 1st phase comparator.

When using a RC network between Pin 9 and 10 (see Typical Application), the IC will adapt itself automatically to positive or negative sync. On an other hand, and in order to simplified the application, the Pin 10 can be connected to ground or supply (through a resistor), in this case the IC will work only with one sync polarity.

1st PLL

It is composed by a phase comparator, the oscillator and an external loop filter (see Figure 2)

- The phase comparator receives the H-sync signal (with positive polarity) and a signal coming from the internal current controlled oscillator. The loop is closed through an external resistor between Pin 11 and 13.
- The oscillator generates a sawtooth waveform on Pin 12 by charging and discharging the external capacitor. The capacitor is discharging by the current flowing Pin 13 and charged by two times this latter (see Figure 3).

The sawtooth is used internally to generate all the required timings.

It is possible to DC control the frequency by adding or substracting a DC current on Pin 13 (see Figure 2).

Figure 2



Figure 3



2nd Phase Locked Loop

To compensate the delay introduced by the horizontal final stage, the flyback pulse (Pin 6) and the oscillator waveform (Pin 12) are compared in the 2nd phase comparator. The result of the comparison is a control current which, after it has been filtered by the external capacitor on Pin 5, is sent to a phase shifter which adequately regulates the horizontal output pulses phase.

The maximum phase shift allowed is $t_d = t_p - t_f$ where t_f is the flyback duration (see Figure 4).

If $t_d > t_p - t_f$, then the horizontal output transistor will be tunned on during flyback distroying it.

Figure 4





X-Ray Protection Input (Pin 8)

When the voltage on this pin becomes higher then 2.9V (typ.), the horizontal outputs are inhibited (Pins 2 and 3) and will remains in this condition until a reset is made on supply voltage (power-off/power-on).

 \Rightarrow

 \Rightarrow

- (1) $H_{period}\left[\frac{t_p}{100} 0.25\right] \frac{t_{fly}}{2} \le t_d$
- (2) $t_d \le 0.36 H_p \frac{t_{fly}}{2} 2\mu s$

Figure

H-Duty Cycle (see Figure 5)

The output duty cycle is variable between 0 and 50% by varying the voltage on Pin 4.

In order to maintain \pm 5% horizontal phase adjustment possibilities the following equation must be respected.

- If not, t_p will decrease because of H-drive trailing edge wrong position (phase shifter saturation)
- If not, t_{p} will decrease because of H-drive leading edge wrong position (phase shifter saturation)





PACKAGE MECHANICAL DATA

14 PINS - PLASTIC DIP



Dimonsions		Millimeters			Inches	
Dimensions	Min.	Тур.	Max.	Min.	Тур.	Max.
a1	0.51			0.020		
В	1.39		1.65	0.055		0.065
b		0.5			0.020	
b1		0.25			0.010	
D			20			0.787
E		8.5			0.335	
е		2.54			0.100	
e3		15.24			0.600	
F			7.1			0.280
i			5.1			0.201
L		3.3			0.130	
Z	1.27		2.54	0.050		0.100

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No licence is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1994 SGS-THOMSON Microelectronics - All Rights Reserved

Purchase of I²C Components of SGS-THOMSON Microelectronics, conveys a license under the Philips I²C Patent. Rights to use these components in a I²C system, is granted provided that the system conforms to the I²C Standard Specifications as defined by Philips.

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

