## DATA SHEET

## TDA8792 <br> 3.3 V, 25 MHz 8-bit analog-to-digital converter (ADC)

Product specification
Supersedes data of 1995 Apr 26
File under Integrated Circuits, IC02

### 3.3 V, 25 MHz 8-bit analog-to-digital converter (ADC)

## FEATURES

- 8-bit resolution
- Sampling rate up to 25 MHz
- 30 MHz input signal bandwidth (full scale)
- High signal-to-noise ratio over a large analog input frequency range ( 7.3 effective bits at 4.43 MHz full-scale input at $f_{\text {clk }}=25 \mathrm{MHz}$ )
- CMOS compatible digital inputs
- External reference voltage regulator
- Power dissipation only 53 mW (typical)
- Standby mode (only 1.2 mW typical)
- Low analog input capacitance, no buffer amplifier required
- No sample-and-hold circuit required.


## APPLICATIONS

Analog-to-digital conversion for:

- General purpose
- Hand-held equipment
- Mobile telecommunication
- Instrumentation
- Video.


## GENERAL DESCRIPTION

The TDA8792 is a 8-bit analog-to-digital converter (ADC) for low-voltage, portable applications. It operates at 3.3 V and converts the analog input signal into 8-bit binary-coded digital words at a maximum sampling rate of 25 MHz . The output data is valid after a delay of 6 clock cycles.

## QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V DDA | analog supply voltage |  | 2.85 | 3.3 | 3.6 | V |
| $\mathrm{V}_{\text {DDD }}$ | digital supply voltage |  | 2.70 | 3.3 | 3.6 | V |
| $\mathrm{V}_{\text {DDO }}$ | output stages supply voltage |  | 2.5 | 3.3 | 3.6 | V |
| $\mathrm{I}_{\text {DDA }}$ | analog supply current |  | - | 12 | 20 | mA |
| IDDD | digital supply current |  | - | 3 | 6 | mA |
| IDDO | output stages supply current | $\mathrm{f}_{\mathrm{clk}}=25 \mathrm{MHz} ; \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} ;$ ramp input | - | 1 | 2 | mA |
| INL | integral non-linearity | $\mathrm{f}_{\mathrm{clk}}=25 \mathrm{MHz}$; ramp input | - | $\pm 0.4$ | $\pm 0.8$ | LSB |
| DNL | differential non-linearity | $\mathrm{f}_{\mathrm{clk}}=25 \mathrm{MHz}$; ramp input | - | $\pm 0.3$ | $\pm 0.75$ | LSB |
| $\mathrm{f}_{\mathrm{Clk}(\mathrm{max})}$ | maximum clock frequency |  | 25 | - | - | MHz |
| $\mathrm{P}_{\text {tot }}$ | total power dissipation | $\begin{aligned} & \mathrm{f}_{\mathrm{Clk}}=25 \mathrm{MHz} ; \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} ; \\ & \text { ramp input } \end{aligned}$ | - | 53 | 100 | mW |

ORDERING INFORMATION

| TYPE <br> NUMBER | PACKAGE |  |  |
| :---: | :---: | :---: | :---: |
|  | NAME | DESCRIPTION | VERSION |
| TDA8792M | SSOP24 | plastic shrink small outline package; 24 leads; body width 5.3 mm | SOT340-1 |

## $3.3 \mathrm{~V}, 25 \mathrm{MHz} 8$-bit

 analog-to-digital converter (ADC)
## BLOCK DIAGRAM



Fig. 1 Block diagram.

## $3.3 \mathrm{~V}, 25 \mathrm{MHz}$ 8-bit

 analog-to-digital converter (ADC)PINNING

| SYMBOL | PIN | DESCRIPTION |
| :--- | :---: | :--- |
| STDBY | 1 | standby input |
| V $_{\text {DDD }}$ | 2 | digital supply voltage (+3.3 V) |
| V $_{\text {SSD2 }}$ | 3 | digital ground 2 |
| V $_{\text {SSA1 }}$ | 4 | analog ground 1 |
| V | 5 | analog input voltage |
| V $_{\text {DDA }}$ | 6 | analog supply voltage (+3.3 V) |
| bias | 7 | bias current input |
| V $_{\text {RT }}$ | 8 | reference voltage TOP input |
| V $_{\text {RM }}$ | 9 | reference voltage MIDDLE |
| V $_{\text {RB }}$ | 10 | reference voltage BOTTOM input |
| n.c. | 11 | not connected |
| V $_{\text {SSA2 }}$ | 12 | analog ground 2 |
| OE | 13 | output enable input (CMOS level <br> input, active LOW) |
| D0 | 14 | data output; bit 0 (LSB) |
| D1 | 15 | data output; bit 1 |
| D2 | 16 | data output; bit 2 |
| D3 | 17 | data output; bit 3 |
| D4 | 18 | data output; bit 4 |
| D5 | 19 | data output; bit 5 |
| D6 | 20 | data output; bit 6 |
| D7 | 21 | data output; bit 7 (MSB) |
| V $_{\text {DDO }}$ | 22 | positive supply voltage for output <br> stage (+3.3 V) |
| V $_{\text {SSO }}$ | 23 | output ground |
| CLK | 24 | clock input |


| StDBy 1 | $U$TDA8792 | 24 CLK |
| :---: | :---: | :---: |
| $\mathrm{v}_{\text {DDD }} 2$ |  | 23 vsso |
| $\mathrm{v}_{\text {SSD2 }} 3$ |  | 22 v |
| $\mathrm{V}_{\text {SSA } 1} 4$ |  | 21 D 7 |
| $\mathrm{V}_{1} 5$ |  | 20 D6 |
| $\mathrm{V}_{\text {DDA }} 6$ |  |  |
| $\mathrm{I}_{\text {bias }} 7$ |  | 18 D 4 |
| $\mathrm{V}_{\mathrm{RT}} 8$ |  | 17 D 3 |
| $\mathrm{V}_{\mathrm{RM}} 9$ |  | 16 D 2 |
| $\mathrm{V}_{\mathrm{RB}} 10$ |  | 15 D 1 |
| n.c. 11 |  |  |
| $\mathrm{v}_{\text {SSA2 }} 12$ |  | 13 OE |

Fig. 2 Pin configuration.

## $3.3 \mathrm{~V}, 25 \mathrm{MHz}$ 8-bit analog-to-digital converter (ADC)

## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

| SYMBOL | PARAMETER | CONDITIONS | MIN. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DDA }}$ | analog supply voltage | note 1 | -0.5 | +5.0 | V |
| $\mathrm{V}_{\text {DDD }}$ | digital supply voltage | note 1 | -0.5 | +5.0 | V |
| $\mathrm{V}_{\text {DDO }}$ | output stages supply voltage | note 1 | -0.5 | +5.0 | V |
| $\Delta \mathrm{V}_{\text {DD1 }}$ | supply voltage differences between $\Delta \mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{DDD}}$ |  | -0.3 | +0.3 | V |
| $\Delta \mathrm{V}_{\text {DD2 }}$ | supply voltage differences between $\Delta \mathrm{V}_{\mathrm{DD} 2}=\mathrm{V}_{\mathrm{DDD}}-\mathrm{V}_{\mathrm{DDO}}$ |  | -1.0 | +1.0 | V |
| $\Delta \mathrm{V}_{\text {DD3 }}$ | supply voltage differences between $\Delta V_{D D 3}=V_{D D A}-V_{D D O}$ |  | -1.0 | +1.0 | V |
| V I | input voltage | referenced to $\mathrm{V}_{\text {SSA }}$ | -0.5 | +5.0 | V |
| $\mathrm{V}_{\text {clk }(p-p)}$ | AC input voltage for switching (peak-to-peak value) | referenced to $\mathrm{V}_{\text {SSD }}$ | - | $\mathrm{V}_{\text {DDD }}$ | V |
| $\mathrm{I}_{0}$ | output current |  | - | 10 | mA |
| $\mathrm{T}_{\text {stg }}$ | storage temperature |  | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {amb }}$ | operating ambient temperature |  | -20 | +75 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j}}$ | junction temperature |  | - | +125 | ${ }^{\circ} \mathrm{C}$ |

Note

1. The supply voltages $\mathrm{V}_{\text {DDA }}, \mathrm{V}_{\mathrm{DDD}}$ and $\mathrm{V}_{\mathrm{DDO}}$ may have any value between -0.5 V and +5.0 V provided that the differences $\Delta \mathrm{V}_{\mathrm{DD} 1}, \Delta \mathrm{~V}_{\mathrm{DD} 2}$ and $\Delta \mathrm{V}_{\mathrm{DD} 3}$ are respected.

## HANDLING

Inputs and outputs are protected against electrostatic discharges in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling integrated circuits.

THERMAL CHARACTERISTICS

| SYMBOL | PARAMETER | VALUE | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{R}_{\text {th } j \text {-a }}$ | thermal resistance from junction to ambient in free air | 119 | K/W |

### 3.3 V, 25 MHz 8-bit analog-to-digital converter (ADC)

## CHARACTERISTICS

$\mathrm{V}_{\mathrm{DDA}}=\mathrm{V}_{6}$ to $\mathrm{V}_{4,12}=2.85$ to $3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{DDD}}=\mathrm{V}_{2}$ to $\mathrm{V}_{3}$ and $\mathrm{V}_{1}=2.7$ to 3.6 V ; $\mathrm{V}_{\mathrm{DDO}}=\mathrm{V}_{22}$ to $\mathrm{V}_{23}=2.5$ to 3.6 V ;
$\mathrm{V}_{S S A}, \mathrm{~V}_{\text {SSD }}$ and $\mathrm{V}_{\text {SSO }}$ shorted together; $\mathrm{V}_{\text {DDA }}$ to $\mathrm{V}_{\mathrm{DDD}}=-0.15$ to $+0.15 \mathrm{~V} ; \mathrm{f}_{\mathrm{Clk}}=25 \mathrm{MHz} ; 50 \%$ duty factor; $\mathrm{V}_{I L}=0 \mathrm{~V}$;
$\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DDD}} ; \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} ; \mathrm{T}_{\mathrm{amb}}=0$ to $+70^{\circ} \mathrm{C}$; typical values measured at $\mathrm{V}_{\mathrm{DDA}}=\mathrm{V}_{\mathrm{DDD}}=\mathrm{V}_{\mathrm{DDO}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |  |
| $V_{\text {DDA }}$ | analog supply voltage |  | 2.85 | 3.3 | 3.6 | V |
| $V_{\text {DDD }}$ | digital supply voltage |  | 2.7 | 3.3 | 3.6 | V |
| $\mathrm{V}_{\text {DDO }}$ | output stages supply voltage |  | 2.5 | 3.3 | 3.6 | V |
| IDDA | analog supply current |  | - | 12 | 20 | mA |
| IDDD | digital supply current |  | - | 3 | 6 | mA |
| IDDO | output stages supply current | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$; ramp input | - | 1 | 2 | mA |
| Inputs |  |  |  |  |  |  |
| Clock input CLK (referenced to $\mathrm{V}_{\text {SSD }}$ ); note 1 |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW level input voltage |  | 0 | - | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH level input voltage |  | 2.0 | - | $\mathrm{V}_{\text {DDD }}$ | V |
| $\mathrm{I}_{\text {IL }}$ | LOW level input current | $\mathrm{V}_{\text {clk }}=0.4 \mathrm{~V}$ | -10 | - | - | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {l }}$ | HIGH level input current | $\mathrm{V}_{\mathrm{clk}}=2.7 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{1}$ | input capacitance |  | - | 10 | - | pF |
| Inputs $\overline{\mathrm{OE}}$ and STDBY (REFERENCED To $\mathrm{V}_{\text {SSD }}$ ); see Tables 2 and 3 |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW level input voltage |  | 0 | - | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH level input voltage |  | 2.0 | - | $\mathrm{V}_{\text {DDD }}$ | V |
| $\mathrm{I}_{\text {IL }}$ | LOW level input current | $\mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{~V}$ | -10 | - | - | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | HIGH level input current | $\mathrm{V}_{\mathrm{IH}}=2.7 \mathrm{~V}$ | - | - | +10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{1}$ (ANALOG INPUT VOLTAGE REFERENCED TO $\mathrm{V}_{\text {SSA }}$ ) |  |  |  |  |  |  |
| $\mathrm{I}_{\text {IL }}$ | LOW level input current | $\mathrm{V}_{1}=0 \mathrm{~V}$ | -20 | - | - | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {I }}$ | HIGH level input current | $\mathrm{V}_{1}=1.5 \mathrm{~V}$ | - | - | +20 | $\mu \mathrm{A}$ |
| $\mathrm{Z}_{1}$ | input impedance | $\mathrm{f}_{\mathrm{i}}=4.43 \mathrm{MHz}$ | - | 35 | - | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{1}$ | input capacitance | $\mathrm{f}_{\mathrm{i}}=4.43 \mathrm{MHz}$ | - | 5 | - | pF |

Reference voltages for the resistor ladder; see Table 1

| $\mathrm{V}_{\mathrm{RB}}$ | reference voltage BOTTOM |  | 0 | - | 0.15 | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{~V}_{\mathrm{RT}}$ | reference voltage TOP |  | 1.4 | - | 1.6 | V |
| $\mathrm{~V}_{\text {diff }}$ | differential reference voltage $\mathrm{V}_{\mathrm{RT}}-\mathrm{V}_{\mathrm{RB}}$ |  | 1.25 | 1.5 | 1.6 | V |
| $\mathrm{I}_{\text {ref }}$ | reference current |  | - | 1.3 | - | mA |
| $\mathrm{R}_{\mathrm{LAD}}$ | resistor ladder |  | - | 1250 | - | $\Omega$ |
| TC $_{\mathrm{RLAD}}$ | temperature coefficient of the resistor <br> ladder |  | - | 1 | - | $\Omega / \mathrm{K}$ |

$3.3 \mathrm{~V}, 25 \mathrm{MHz}$ 8-bit analog-to-digital converter (ADC)

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Outputs |  |  |  |  |  |  |
| Digital outputs D7 to D0 (REFERENCED to $\mathrm{V}_{\text {SSo }}$ ) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | LOW level output voltage | $\mathrm{I}_{\mathrm{O}}=1 \mathrm{~mA}$ | 0 | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH level output voltage | $\mathrm{I}_{\mathrm{O}}=-1 \mathrm{~mA}$ | $\mathrm{V}_{\text {DDO }}-0.4$ | - | $\mathrm{V}_{\text {DDO }}$ | V |
| $\mathrm{l}_{\mathrm{Oz}}$ | output current in 3-state mode | $0.4 \mathrm{~V}<\mathrm{V}_{\mathrm{O}}<\mathrm{V}_{\mathrm{DDO}}$ | -10 | - | +10 | $\mu \mathrm{A}$ |
| Switching characteristics |  |  |  |  |  |  |
| CLOCK InPut CLK (VDA $=3.15$ TO 3.45 V ; $\mathrm{V}_{\text {DDD }}=3.15$ TO 3.45 V ); see Fig. 3 and note 1 |  |  |  |  |  |  |
| $\mathrm{f}_{\mathrm{clk}(\text { max }}$ | maximum clock frequency |  | 25 | - | - | MHz |
| $\mathrm{f}_{\text {clk(min) }}$ | minimum clock frequency |  | 0.5 | - | - | MHz |
| $\mathrm{t}_{\text {CPH }}$ | clock pulse width HIGH |  | 16 | - | - | ns |
| $\mathrm{t}_{\text {CPL }}$ | clock pulse width LOW |  | 16 | - | - | ns |
| Analog signal processing |  |  |  |  |  |  |
| LINEARITY |  |  |  |  |  |  |
| INL | integral non-linearity | ramp input | - | $\pm 0.4$ | $\pm 0.8$ | LSB |
| DNL | differential non-linearity | ramp input | - | $\pm 0.3$ | $\pm 0.75$ | LSB |
| BANDWIDTH ( $\left.\mathrm{V}_{\text {DDA }}=3.15 \mathrm{TO} 3.45 \mathrm{~V} ; \mathrm{V}_{\text {DDD }}=3.15 \mathrm{TO} 3.45 \mathrm{~V}\right) ; \mathrm{T}_{\text {AMB }}=25^{\circ} \mathrm{C}$ |  |  |  |  |  |  |
| B | analog bandwidth | full-scale sine wave; note 2 | 20 | 30 | - | MHz |
|  |  | small signal at mid-scale; $\mathrm{V}_{\mathrm{i}}= \pm 10$ LSB at code 128; note 2 | - | 35 | - | MHz |
| $\mathrm{t}_{\text {STLH }}$ | analog input settling time LOW-to-HIGH | full-scale square wave; Fig.5; note 3 | - | 8 | 12 | ns |
| $\mathrm{t}_{\text {STHL }}$ | analog input settling time HIGH-to-LOW | full-scale square wave; Fig.5; note 3 | - | 8 | 12 | ns |
| Harmonics |  |  |  |  |  |  |
| $\mathrm{h}_{1}$ | fundamental harmonics (full scale) | $\mathrm{f}_{\mathrm{i}}=4.43 \mathrm{MHz}$ | - | - | 0 | dB |
| $\mathrm{hall}^{\text {al }}$ | harmonics (full scale); all components second harmonics third harmonics | $\mathrm{f}_{\mathrm{i}}=4.43 \mathrm{MHz}$ | - | $\left\lvert\, \begin{aligned} & -61 \\ & -61 \end{aligned}\right.$ | - | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| THD | total harmonic distortion | $\mathrm{f}_{\mathrm{i}}=4.43 \mathrm{MHz}$ | - | -58 | - | dB |
| Signal-to-Noise ratio; see Figs 6 and 11; note 4 |  |  |  |  |  |  |
| S/N | signal-to-noise ratio (full scale) | without harmonics; $\begin{aligned} & \mathrm{f}_{\mathrm{clk}}=25 \mathrm{MHz} ; \\ & \mathrm{f}_{\mathrm{i}}=4.43 \mathrm{MHz} \end{aligned}$ | - | 46 | - | dB |

$3.3 \mathrm{~V}, 25 \mathrm{MHz}$ 8-bit
analog-to-digital converter (ADC)

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EfFECTIVE bits; see Figs 6 and 11; note 4 |  |  |  |  |  |  |
| EB | effective bits | $\begin{aligned} \mathrm{f}_{\mathrm{clk}} & =25 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{i}} & =2.0 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{i}} & =4.43 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{i}} & =7.5 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{i}} & =10 \mathrm{MHz} \end{aligned}$ |  | $\begin{array}{\|l} 7.4 \\ 7.3 \\ 7.2 \\ 7.0 \\ \hline \end{array}$ | - | bits <br> bits <br> bits <br> bits |
| DIFFERENTIAL GAIN; see note 5 |  |  |  |  |  |  |
| $\mathrm{G}_{\text {diff }}$ | differential gain | $\mathrm{f}_{\mathrm{clk}}=25 \mathrm{MHz} ;$ <br> PAL modulated ramp | - | 1.5 | - | \% |
| DIFFERENTIAL PHASE; see note 5 |  |  |  |  |  |  |
| $\varphi_{\text {diff }}$ | differential phase | $\mathrm{f}_{\mathrm{clk}}=25 \mathrm{MHz} ;$ <br> PAL modulated ramp | - | 0.5 | - | deg |
| Timing ( $\mathrm{f}_{\mathbf{c l k}}=\mathbf{2 5} \mathbf{~ M H z}$ ); see Fig. 3 and note 6 |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{ds}}$ | sampling delay time |  | - | - | 2 | ns |
| $t_{\text {h }}$ | output hold time |  | 6 | - | - | ns |
| $t_{d}$ | output delay time |  | 8 | 13 | 25 | ns |
| 3-state output delay times; see Fig. 4 |  |  |  |  |  |  |
| $\mathrm{t}_{\text {dzH }}$ | enable HIGH |  | - | 17 | 28 | ns |
| $\mathrm{t}_{\mathrm{dZL}}$ | enable LOW |  | - | 22 | 30 | ns |
| $\mathrm{t}_{\mathrm{dHZ}}$ | disable HIGH |  | - | 20 | 28 | ns |
| $\mathrm{t}_{\text {dLZ }}$ | disable LOW |  | - | 22 | 30 | ns |
| Standby mode output delay times |  |  |  |  |  |  |
| $\mathrm{t}_{\text {dSTBLH }}$ | standby (LOW-to-HIGH transition) |  | - | - | 200 | ns |
| $\mathrm{t}_{\text {dSTBHL }}$ | start-up (HIGH-to-LOW transition) |  | - | - | note 7 | ns |

## Notes

1. In addition to a good layout of the digital and analog ground, it is recommended that the rise and fall times of the clock must not be less than 1 ns .
2. The analog bandwidth is defined as the maximum full-scale input sine wave frequency which can be applied to the device. No glitches greater than 8 LSBs are observed in the reconstructed signal neither is there any significant attenuation.
3. The analog input settling time is the minimum time required for the input signal to be stabilized after a sharp full-scale input (square-wave signal) in order to sample the signal and obtain correct output data.
4. Effective bits are obtained via a Fast Fourier Transform (FFT) treatment taking 8 K acquisition points per equivalent fundamental period. The calculation takes into account all harmonics and noise up to half of the clock frequency (NYQUIST frequency). Conversion to signal-to-noise ratio: $\mathrm{S} / \mathrm{N}=\mathrm{EB} \times 6.02+1.76 \mathrm{~dB}$.
5. Measurement carried out using video analyser VM700A, where the video analog signal is reconstructed through a digital-to-analog converter.
6. Output data acquisition: the output data is available after the maximum delay time of $\mathrm{t}_{\mathrm{d}}$. In the event of 25 MHz clock operation, the hardware design must be taken into account the $t_{d}$ and $t_{n}$ limits with respect to the input characteristics of the acquisition circuit.
7. Maximum value standby mode start-up output delay time (HIGH-to-LOW transition): $100+\frac{7000}{f_{\mathrm{clk}}(\mathrm{MHz})}$.

## $3.3 \mathrm{~V}, 25 \mathrm{MHz} 8$-bit analog-to-digital converter (ADC)

Table 1 Output coding and input voltage (typical values; referenced to $\mathrm{V}_{\text {SSA }}$ )

| STEP | $V_{I(p-p)(V)}$ | BINARY OUTPUT BITS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Underflow | <0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | . | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| . | . | . | . | . | . | . | . | . | . |
| . | . | . | . | . | . | . | . | . | . |
| 254 | . | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 255 | 1.5 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Overflow | >1.5 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Table 2 Mode selection

| $\overline{\mathbf{O E}}$ | D7 TO D0 |
| :---: | :--- |
| 1 | high impedance |
| 0 | active; binary |

Table 3 Standby selection

| STDBY | D7 TO D0 | I $_{\text {DDA }}+$ I DDD (typ.) |
| :---: | :---: | :---: |
| 1 | LOW | 0.4 mA |
| 0 | active | 15 mA |

Fig. 3 Timing diagram.

### 3.3 V, 25 MHz 8-bit analog-to-digital converter (ADC)


$3.3 \mathrm{~V}, 25 \mathrm{MHz}$-bit analog-to-digital converter (ADC)


Fig. 5 Analog input settling-time diagram.


Effective bits: 7.42; THD = -57.27 dB ;
Harmonic levels $(\mathrm{dB}): 2 \mathrm{nd}=-60.76 ; 3 \mathrm{rd}=-60.96 ; 4 \mathrm{th}=-76.17 ; 5 \mathrm{th}=-80.63 ; 6$ th $=-66.96$.
Fig.6 Typical Fast Fourier Transform ( $\mathrm{f}_{\mathrm{clk}}=25 \mathrm{MHz} ; \mathrm{f}_{\mathrm{i}}=4.43 \mathrm{MHz}$ ).

### 3.3 V, 25 MHz 8-bit

 analog-to-digital converter (ADC)
## INTERNAL PIN CONFIGURATIONS



Fig. 7 Digital data outputs.


Fig. 9 Digital inputs.


Fig. 8 Analog inputs.


Fig. $10 \mathrm{~V}_{\mathrm{RB}}, \mathrm{V}_{\mathrm{RM}}$ and $\mathrm{V}_{\mathrm{RT}}$.


Fig. 11 Bias current input.

## $3.3 \mathrm{~V}, 25 \mathrm{MHz}$ 8-bit

 analog-to-digital converter (ADC)
## APPLICATION INFORMATION



The analog and digital supplies should be separated and decoupled.
The external voltage generator must be built such that a good supply voltage ripple rejection is achieved with respect to the LSB value. The reference ladder voltages can also be derived from a well regulated $\mathrm{V}_{\text {DDA }}$ supply through a resistor bridge and a decoupled capacitor.
For applications where the input signal must remain well centred around middle scale, $\mathrm{V}_{\mathrm{RM}}$ must be decoupled and connected to analog input signal (pin 5) through a resistor. The values must be defined in accordance with the input signal frequency in order to avoid direct coupling into the ADC ladder (e.g. $\mathrm{R}=5 \mathrm{k} \Omega$ and $\mathrm{C}=100 \mathrm{nF}$ ).
(1) $\mathrm{V}_{\mathrm{RB}}, \mathrm{V}_{\mathrm{RM}}$ and $\mathrm{V}_{\mathrm{RT}}$ are decoupled to $\mathrm{V}_{\mathrm{SSA}}$.
(2) Pin 11 should be connected to $V_{\text {SSA }}$ in order to prevent noise influence.

Fig. 12 Application diagram.

## $3.3 \mathrm{~V}, 25 \mathrm{MHz} 8$-bit

 analog-to-digital converter (ADC)
## PACKAGE OUTLINE

SSOP24: plastic shrink small outline package; 24 leads; body width 5.3 mm


DIMENSIONS (mm are the original dimensions)

| UNIT | $\mathbf{A}$ <br> max. | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{3}}$ | $\mathbf{b}_{\mathbf{p}}$ | $\mathbf{c}$ | $\mathbf{D}^{(\mathbf{1})}$ | $\mathbf{E}^{(\mathbf{1})}$ | $\mathbf{e}$ | $\mathbf{H}_{\mathbf{E}}$ | $\mathbf{L}$ | $\mathbf{L}_{\mathbf{p}}$ | $\mathbf{Q}$ | $\mathbf{v}$ | $\mathbf{w}$ | $\mathbf{y}$ | $\mathbf{Z}^{(\mathbf{1})}$ | $\boldsymbol{\theta}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 2.0 | 0.21 | 1.80 | 0.25 | 0.38 <br> 0.25 | 0.20 <br> 0.09 | 8.4 <br> 8.0 | 5.4 <br> 5.2 | 0.65 | 7.9 <br> 7.6 | 1.25 | 1.03 <br> 0.63 | 0.9 <br> 0.7 | 0.2 | 0.13 | 0.1 | 0.8 | $8^{0}$ |
| 0.4 | $0^{\circ}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Note

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |
| SOT340-1 |  | MO-150AG |  | $\square$ (®) | $\begin{aligned} & 93-09-08 \\ & 95-02-04 \end{aligned}$ |

### 3.3 V, 25 MHz 8-bit <br> analog-to-digital converter (ADC)

## SOLDERING SSOP

## Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these cases reflow soldering is often used.
This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398652 90011).

## Reflow soldering

Reflow soldering techniques are suitable for all SSOP packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to $250^{\circ} \mathrm{C}$.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at $45^{\circ} \mathrm{C}$.

## Wave soldering

Wave soldering is not recommended for SSOP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices.

If wave soldering cannot be avoided, the following conditions must be observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow and must incorporate solder thieves at the downstream end.

Even with these conditions, only consider wave soldering SSOP packages that have a body width of 4.4 mm , that is SSOP16 (SOT369-1) or SSOP20 (SOT266-1).

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is $260^{\circ} \mathrm{C}$, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than $150^{\circ} \mathrm{C}$ within 6 seconds. Typical dwell time is 4 seconds at $250^{\circ} \mathrm{C}$.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

## Repairing soldered joints

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V ) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to $300^{\circ} \mathrm{C}$. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds at between 270 and $320^{\circ} \mathrm{C}$.

## $3.3 \mathrm{~V}, 25 \mathrm{MHz}$ 8-bit <br> analog-to-digital converter (ADC)

## DEFINITIONS

| Data sheet status |  |
| :--- | :--- |
| Objective specification | This data sheet contains target or goal specifications for product development. |
| Preliminary specification | This data sheet contains preliminary data; supplementary data may be published later. |
| Product specification | This data sheet contains final product specifications. |
| Limiting values |  |
| Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or <br> more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation <br> of the device at these or at any other conditions above those given in the Characteristics sections of the specification <br> is not implied. Exposure to limiting values for extended periods may affect device reliability. |  |
| Application information |  |
| Where application information is given, it is advisory and does not form part of the specification. |  |

## LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

