

# DATA SHEET

## **TDA8755**

**YUV 8-bit video low-power  
analog-to-digital interface**

Product specification  
Supersedes data of June 1994  
File under Integrated Circuits, IC02

1995 Mar 09

**Philips Semiconductors**



**PHILIPS**

# YUV 8-bit video low-power analog-to-digital interface

## TDA8755

### FEATURES

- 8-bit resolution
- Sampling rate up to 20 MHz
- TTL compatible digital inputs
- 3-state TTL outputs
- U, V two's complement outputs
- Y binary output
- Power dissipation of 550 mW (typical)
- Low analog input capacitance, no buffer amplifier required
- High signal-to-noise ratio over a large analog input frequency range
- Track-and-hold included
- Clamp functions included
- UV multiplexed ADC
- 4 : 1 : 1 output data encoder
- Stable voltage regulator included.

### APPLICATIONS

- High speed analog-to-digital conversion for video signal digitizing
- 100 Hz improved definition TV (IDTV).

### GENERAL DESCRIPTION

The TDA8755 is a bipolar 8-bit video low-power analog-to-digital conversion (ADC) interface for YUV signals. The device converts the YUV analog input signal into 8-bit coded digital words in a 4 : 1 : 1 format at a sampling rate of 20 MHz. The U/V signals are converted in a multiplexed manner. All analog signal inputs are digitally clamped and a fast precharge is provided for start-up. All digital inputs and outputs are TTL compatible. Frame synchronization is supported in a multiplexed manner.

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>CCA</sub>	analog supply voltage		4.75	5.0	5.25	V
V <sub>CCD</sub>	digital supply voltage		4.75	5.0	5.25	V
V <sub>CCO</sub>	output stages supply voltage		4.75	5.0	5.25	V
I <sub>CCA</sub>	analog supply current		–	46	55	mA
I <sub>CCD</sub>	digital supply current		–	55	66	mA
I <sub>CCO</sub>	output stages supply current		–	9	12	mA
INL	DC integral non-linearity	f <sub>clk</sub> = 2 MHz	–	±0.4	±1	LSB
DNL	DC differential non-linearity	f <sub>clk</sub> = 2 MHz	–	±0.3	±0.5	LSB
EB	effective bits		–	7.1	–	bits
f <sub>clk(max)</sub>	maximum clock frequency		20	–	–	MHz
P <sub>tot</sub>	total power dissipation		–	550	700	mW

### ORDERING INFORMATION

TYPE NUMBER	PACKAGE			
	PINS	PIN POSITION	MATERIAL	CODE
TDA8755T	32	SO32L	plastic	SOT287-1

# YUV 8-bit video low-power analog-to-digital interface

## TDA8755

### BLOCK DIAGRAM




Fig.1 Block diagram.

YUV 8-bit video low-power  
analog-to-digital interface

TDA8755

PINNING

SYMBOL	PIN	DESCRIPTION
n.c.	1	not connected
REG1	2	decoupling input (internal stabilization loop decoupling)
INY	3	Y analog voltage input
REG2	4	decoupling input (internal stabilization loop decoupling)
CLPY	5	Y clamp capacitor connection
V <sub>CCA</sub>	6	analog positive supply voltage (+5 V)
INU	7	U analog voltage input
SDN	8	stabilizer decoupling node and analog reference voltage (+3.35 V)
INV	9	V analog voltage input
AGND	10	analog ground
CLPU	11	U clamp capacitor connection
CLPV	12	V clamp capacitor connection
REG3	13	decoupling input (internal stabilization loop decoupling)
CE	14	chip enable input (TTL level input active LOW)
CLP	15	clamp control input
HREF	16	horizontal reference signal
CLK	17	clock input
DGND	18	digital ground
D'0	19	V data output; bit 0 (n-1)
D'1	20	V data output; bit 1 (n)
D'2	21	U data output; bit 0 (n-1)
D'3	22	U data output; bit 1 (n)
V <sub>CCO</sub>	23	positive supply voltage for output stages (+5 V)
D0	24	Y data output; bit 0 (LSB)
D1	25	Y data output; bit 1
D2	26	Y data output; bit 2
D3	27	Y data output; bit 3
D4	28	Y data output; bit 4
D5	29	Y data output; bit 5
D6	30	Y data output; bit 6
D7	31	Y data output; bit 7 (MSB)
V <sub>CCD</sub>	32	digital positive supply voltage (+5 V)




Fig.2 Pin configuration.

# YUV 8-bit video low-power analog-to-digital interface

TDA8755

## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{CCA}$	analog supply voltage		-0.3	+7.0	V
$V_{CCD}$	digital supply voltage		-0.3	+7.0	V
$V_{CCO}$	output stages supply voltage		-0.3	+7.0	V
$\Delta V_{CC}$	supply voltage difference between $V_{CCA}$ and $V_{CCD}$		-1.0	+1.0	V
	supply voltage difference between $V_{CCO}$ and $V_{CCD}$		-1.0	+1.0	V
	supply voltage difference between $V_{CCA}$ and $V_{CCO}$		-1.0	+1.0	V
$V_I$	input voltage	referenced to AGND	-	+5.0	V
$V_{clk(p-p)}$	AC input voltage for switching (peak-to-peak value)	referenced to DGND	-	$V_{CCD}$	V
$I_o$	output current		-	+6	mA
$T_{stg}$	storage temperature		-55	+150	°C
$T_{amb}$	operating ambient temperature		0	+70	°C
$T_j$	junction temperature		-	+150	°C

## HANDLING

Inputs and outputs are protected against electrostatic discharges in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling integrated circuits.

## THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient in free air	70	K/W

# YUV 8-bit video low-power analog-to-digital interface

TDA8755

## CHARACTERISTICS

$V_{CCA} = V_6$  to  $V_{10} = 4.75$  to  $5.25$  V;  $V_{CCD} = V_{32}$  to  $V_{18} = 4.75$  to  $5.25$  V;  $V_{CCO} = V_{23}$  to  $V_{18} = 4.75$  to  $5.25$  V; AGND and DGND shorted together;  $V_{CCA}$  to  $V_{CCD} = -0.25$  to  $+0.25$  V;  $V_{CCO}$  to  $V_{CCD} = -0.25$  to  $+0.25$  V;  $V_{CCA}$  to  $V_{CCO} = -0.25$  to  $+0.25$  V;  $T_{amb} = 0$  to  $+70$  °C; typical values measured at  $V_{CCA} = V_{CCD} = V_{CCO} = 5$  V and  $T_{amb} = 25$  °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
<b>Supply</b>						
$V_{CCA}$	analog supply voltage		4.75	5.0	5.25	V
$V_{CCD}$	digital supply voltage		4.75	5.0	5.25	V
$V_{CCO}$	output stages supply voltage		4.75	5.0	5.25	V
$I_{CCA}$	analog supply current		–	46	55	mA
$I_{CCD}$	digital supply current		–	55	66	mA
$I_{CCO}$	output stages supply current		–	9	12	mA
<b>Inputs</b>						
CLK (PIN 17)						
$V_{IL}$	LOW level input voltage		0	–	0.8	V
$V_{IH}$	HIGH level input voltage		2.0	–	$V_{CCD}$	V
$I_{IL}$	LOW level input current	$V_{clk} = 0.4$ V	–400	–	–	μA
$I_{IH}$	HIGH level input current	$V_{clk} = 2.7$ V	–	–	100	μA
$Z_I$	input impedance	$f_{clk} = 20$ MHz	–	4	–	kΩ
$C_I$	input capacitance	$f_{clk} = 20$ MHz	–	4.5	–	pF
CE, CLP AND HREF (PINS 14 TO 16)						
$V_{IL}$	LOW level input voltage		0	–	0.8	V
$V_{IH}$	HIGH level input voltage		2.0	–	$V_{CCD}$	V
$I_{IL}$	LOW level input current	$V_{clk} = 0.4$ V	–400	–	–	μA
$I_{IH}$	HIGH level input current	$V_{clk} = 2.7$ V	–	–	100	μA
CLPY (PIN 5)						
$V_5$	clamp voltage for 16 output code		–	3.725	–	V
$I_5$	clamp output current		–	±50	–	μA
CLPU AND CLPV (PINS 11 AND 12)						
$V_{11, 12}$	clamp voltage for 128 output code		–	3.30	–	V
$I_{11, 12}$	clamp output current		–	±50	–	μA
INYP (PIN 3)						
$V_{I(p-p)}$	input voltage, full range (peak-to-peak value)	$f_i = 4.43$ MHz	0.93	1.0	1.07	V
$Z_I$	input impedance	$f_i = 6$ MHz	–	30	–	kΩ
$C_I$	input capacitance	$f_i = 6$ MHz	–	1	–	pF

# YUV 8-bit video low-power analog-to-digital interface

TDA8755

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
<b>INU AND INV (PINS 7 AND 9)</b>						
$V_{I(p-p)}$	input voltage, full range (peak-to-peak value)	$f_i = 1.5 \text{ MHz}$	0.93	1.03	1.13	V
$Z_I$	input impedance	$f_i = 2 \text{ MHz}$	–	30	–	$k\Omega$
$C_I$	input capacitance	$f_i = 2 \text{ MHz}$	–	1	–	pF
<b>INPUTS ISOLATION</b>						
$\alpha_{ct}$	crosstalk between Y, U and V		–	–55	–50	dB
<b>Outputs</b>						
<b>SDN (PIN 8)</b>						
$V_{ref}$	reference voltage		–	3.32	–	V
$V_{REG}$	line regulation	$4.75 \text{ V} \leq V_{CCA} \leq 5.25 \text{ V}$	–	4.0	–	mV
$I_L$	load current		–2	–	–	mA
<b>DIGITAL OUTPUTS D0 TO D7 AND D'0 TO D'3 (PINS 24 TO 31 AND 19 TO 22)</b>						
$V_{OL}$	LOW level output voltage	$I_O = 0.4 \text{ mA}$	0	–	0.4	V
		$I_O = 1.5 \text{ mA}$	0	–	0.5	V
$V_{OH}$	HIGH level output voltage	$I_O = -0.4 \text{ mA}$	2.4	–	$V_{CCD}$	V
$I_{OZ}$	output current in 3-state mode	$0.4 \text{ V} < V_O < V_{CCD}$	–20	–	+20	$\mu\text{A}$
<b>Switching characteristics</b>						
$f_{clk(max)}$	maximum clock frequency		20	–	–	MHz
$f_{clk(min)}$	minimum clock frequency		–	–	2.0	MHz
$t_{CPH}$	clock pulse width HIGH		20	–	–	ns
$t_{CPL}$	clock pulse width LOW		20	–	–	ns
<b>Analog signal processing (<math>f_{clk} = 20 \text{ MHz}</math>; 50% clock duty factor)</b>						
$G_{diff}$	differential gain	note 1; see Fig.8	–	2	–	%
$\Phi_{diff}$	differential phase	note 1; see Fig.8	–	3	–	deg
$f_1$	fundamental harmonics (full-scale)	note 2	–	–	0	dB
$f_{all}$	harmonics (full-scale), all components	note 2; see Fig.10	–	–54	–	dB
SVRR1	supply voltage ripple rejection 1	note 3	–	–40	–	dB
SVRR2	supply voltage ripple rejection 2	note 3	–	1.0	–	%/V
<b>Transfer function (50% clock duty factor)</b>						
INL	DC integral non-linearity	$f_{clk} = 2 \text{ MHz}$	–	$\pm 0.4$	$\pm 1.0$	LSB
DNL	DC differential non-linearity	$f_{clk} = 2 \text{ MHz}$	–	$\pm 0.3$	$\pm 0.5$	LSB
AILE	AC integral non-linearity	note 4	–	$\pm 1.0$	$\pm 2.0$	LSB
EB	effective bits	note 5; Fig.10	–	7.1	–	bits

# YUV 8-bit video low-power analog-to-digital interface

TDA8755

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
<b>Timing (<math>f_{\text{clk}} = 20 \text{ MHz}</math>); note 6; see Figs 3 to 7</b>						
$t_{\text{ds}}$	sampling delay time		–	1	–	ns
$t_{\text{h}}$	output hold time		7	–	–	ns
$t_{\text{d}}$	output delay time		–	33	42	ns
$t_{\text{dZH}}$	3-state output delay time	enable-to-HIGH	–	10	14	ns
$t_{\text{dZL}}$	3-state output delay time	enable-to-LOW	–	10	14	ns
$t_{\text{dHZ}}$	3-state output delay time	disable-to-HIGH	–	8	11	ns
$t_{\text{dLZ}}$	3-state output delay time	disable-to-LOW	–	4	6	ns
$t_{\text{r}}$	clock rise time		3	5	–	ns
$t_{\text{f}}$	clock fall time		3	5	–	ns
$t_{\text{su}}$	HREF set-up time		7	–	–	ns
$t_{\text{h}}$	HREF hold time		3	–	–	ns
$t_{\text{r}}$	data output rise time		–	12	–	ns
$t_{\text{f}}$	data output fall time		–	16	–	ns
$t_{\text{CLP}}$	minimum time for active clamp	note 7; see Fig.9	3	–	–	$\mu\text{s}$

## Notes

- Low frequency ramp signal ( $V_{\text{I(p-p)}} = \text{full-scale}$  and  $64 \mu\text{s}$  period) combined with a sinewave input voltage ( $V_{\text{I(p-p)}} = 0.25 \text{ full-scale}$ ,  $f_i = \text{maximum permitted frequency}$ ) at the input.
- The input conditions are related as follows:
  - Y channel:  $V_{\text{I(p-p)}} = 1.0 \text{ V}$ ;  $f_i = 4.43 \text{ MHz}$
  - U/V channel:  $V_{\text{I(p-p)}} = 1.0 \text{ V}$ ;  $f_i = 1.5 \text{ MHz}$ .
- Supply voltage ripple rejection:
  - SVRR1 is the variation of the input voltage producing output code 127 (code 15) for supply voltage variation of 0.5 V:

$$\text{SVRR1} = 20 \log \frac{\Delta V_{\text{I}(127)}}{\Delta V_{\text{CCA}}}$$

- SVRR2 is the relative variation of the full-scale range of analog input for a supply voltage variation of 0.5 V:

$$\text{SVRR2} = \frac{\Delta (V_{\text{I}(0)} - V_{\text{I}(255)})}{V_{\text{I}(0)} - V_{\text{I}(255)}} \times \frac{1}{\Delta V_{\text{CCA}}}$$

- Full-scale sinewave ( $f_i = 4.43 \text{ MHz}$  for Y and  $f_i = 1.5 \text{ MHz}$  for U and V;  $f_{\text{clk}} = 20 \text{ MHz}$ ).
- The number of effective bits is measured using a 20 MHz clock frequency. This value is given for a 4.43 MHz input frequency on the Y channel (1.5 MHz on the U and V channels). This value is obtained via a Fast Fourier Transform (FFT) treatment taking  $4 \times T_{\text{clk}}$  (clock periods) acquisition points per period. The calculation takes into account all harmonics and noise up to half of the clock frequency (NYQUIST frequency).  
Conversion to signal-to-noise ratio:  $\text{S/N} = \text{EB} \times 6.02 + 1.76 \text{ dB}$ .
- Output data acquisition is available after the maximum delay time of  $t_{\text{d}}$ .
- U and V output data is not valid during  $t_{\text{CLP}}$ .



YUV 8-bit video low-power analog-to-digital interface

TDA8755

Table 1 Mode selection

$\overline{CE}$	D7 TO D0; D'3 TO D'0
1	high impedance
0	active; binary

Table 2 Output data coding

OUTPUT PORT	BIT	OUTPUT DATA			
Y	D7	$Y_{07}$	$Y_{17}$	$Y_{27}$	$Y_{37}$
	D6	$Y_{06}$	$Y_{16}$	$Y_{26}$	$Y_{36}$
	D5	$Y_{05}$	$Y_{15}$	$Y_{25}$	$Y_{35}$
	D4	$Y_{04}$	$Y_{14}$	$Y_{24}$	$Y_{34}$
	D3	$Y_{03}$	$Y_{13}$	$Y_{23}$	$Y_{33}$
	D2	$Y_{02}$	$Y_{12}$	$Y_{22}$	$Y_{32}$
	D1	$Y_{01}$	$Y_{11}$	$Y_{21}$	$Y_{31}$
	D0	$Y_{00}$	$Y_{10}$	$Y_{20}$	$Y_{30}$
U	D'3	$\overline{U}_{07}$	$U_{05}$	$U_{03}$	$U_{01}$
	D'2	$U_{06}$	$U_{04}$	$U_{02}$	$U_{00}$
V	D'1	$\overline{V}_{07}$	$V_{05}$	$V_{03}$	$V_{01}$
	D'0	$V_{06}$	$V_{04}$	$V_{02}$	$V_{00}$





Fig.3 Timing diagram (IN<sub>Y</sub> signal).

YUV 8-bit video low-power analog-to-digital interface

TDA8755



$f_{\overline{CE}} = 100 \text{ kHz}$ .

Fig.4 Timing diagram and test conditions of 3-state output delay time.






Fig.5 Load circuit for the 3-state output timing measurement.


# YUV 8-bit video low-power analog-to-digital interface

TDA8755



YUV 8-bit video low-power  
analog-to-digital interface

TDA8755



Y channel = 4.43 MHz sinewave.  
U, V channel = 1.5 MHz sinewave.

Fig.8 Input test signal for differential gain and phase measurements.





Fig.9 Clamping control timing.

YUV 8-bit video low-power  
analog-to-digital interface


TDA8755



YUV 8-bit video low-power analog-to-digital interface

TDA8755

APPLICATION INFORMATION



The analog and digital supplies should be separated and decoupled.

- (1) Clamp capacitors must be determined in accordance with the application; recommended values are CLPY = 18 nF, CLPU and CLPV = 33 nF.
- (2) It is possible to use the reference output voltage pin SDN to drive other analog circuits under the limits indicated in Chapter "Characteristics".
- (3) Input signal pins have a high bandwidth. It is necessary to take special care on PCB layout to avoid any interaction from other signals (digital clocks for example).

Fig.11 Application diagram.

YUV 8-bit video low-power analog-to-digital interface

TDA8755




Fig.12 Block diagram of a full-options Improved Picture Quality (IPQ) module.

YUV 8-bit video low-power analog-to-digital interface

TDA8755




Fig.13 Block diagram of an economic Improved Picture Quality (IPQ) module.




# YUV 8-bit video low-power analog-to-digital interface

## TDA8755

### PACKAGE OUTLINE

SO32: plastic small outline package; 32 leads; body width 7.5 mm

SOT287-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	z <sup>(1)</sup>	θ
mm	2.65	0.3 0.1	2.45 2.25	0.25	0.49 0.36	0.27 0.18	20.7 20.3	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.2 1.0	0.25	0.25	0.1	0.95 0.55	8° 0°
inches	0.10	0.012 0.004	0.096 0.086	0.01	0.02 0.01	0.011 0.007	0.81 0.80	0.30 0.29	0.050	0.42 0.39	0.055	0.043 0.016	0.047 0.039	0.01	0.01	0.004	0.037 0.022	

**Note**

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT287-1						92-11-17 95-01-25

## YUV 8-bit video low-power analog-to-digital interface

TDA8755

### SOLDERING

#### Plastic small outline packages

##### BY WAVE

During placement and before soldering, the component must be fixed with a droplet of adhesive. After curing the adhesive, the component can be soldered. The adhesive can be applied by screen printing, pin transfer or syringe dispensing.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder bath is 10 s, if allowed to cool to less than 150 °C within 6 s. Typical dwell time is 4 s at 250 °C.

A modified wave soldering technique is recommended using two solder waves (dual-wave), in which a turbulent wave with high upward pressure is followed by a smooth laminar wave. Using a mildly-activated flux eliminates the need for removal of corrosive residues in most applications.

##### BY SOLDER PASTE REFLOW

Reflow soldering requires the solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the substrate by screen printing, stencilling or pressure-syringe dispensing before device placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt, infrared, and vapour-phase reflow. Dwell times vary between 50 and 300 s according to method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 min at 45 °C.

##### REPAIRING SOLDERED JOINTS (BY HAND-HELD SOLDERING IRON OR PULSE-HEATED SOLDER TOOL)

Fix the component by first soldering two, diagonally opposite, end pins. Apply the heating tool to the flat part of the pin only. Contact time must be limited to 10 s at up to 300 °C. When using proper tools, all other pins can be soldered in one operation within 2 to 5 s at between 270 and 320 °C. (Pulse-heated soldering is not recommended for SO packages.)

For pulse-heated solder tool (resistance) soldering of VSO packages, solder is applied to the substrate by dipping or by an extra thick tin/lead plating before package placement.

### DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	

### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

---

YUV 8-bit video low-power  
analog-to-digital interface

---

TDA8755

**NOTES**

## Philips Semiconductors – a worldwide company

**Argentina:** IEROD, Av. Juramento 1992 - 14.b, (1428)  
BUENOS AIRES, Tel. (541)786 7633, Fax. (541)786 9367

**Australia:** 34 Waterloo Road, NORTH RYDE, NSW 2113,  
Tel. (02)805 4455, Fax. (02)805 4466

**Austria:** Triester Str. 64, A-1101 WIEN, P.O. Box 213,  
Tel. (01)60 101-1236, Fax. (01)60 101-1211

**Belgium:** Postbus 90050, 5600 PB EINDHOVEN, The Netherlands,  
Tel. (31)40 783 749, Fax. (31)40 788 399

**Brazil:** Rua do Rocio 220 - 5<sup>th</sup> floor, Suite 51,  
CEP: 04552-903-SÃO PAULO-SP, Brazil.  
P.O. Box 7383 (01064-970).

Tel. (011)821-2333, Fax. (011)829-1849

**Canada:** PHILIPS SEMICONDUCTORS/COMPONENTS:  
Tel. (800) 234-7381, Fax. (708) 296-8556

**Chile:** Av. Santa Maria 0760, SANTIAGO,  
Tel. (02)773 816, Fax. (02)777 6730

**Colombia:** IPRELENZO LTDA, Carrera 21 No. 56-17,  
77621 BOGOTA, Tel. (571)249 7624/(571)217 4609,  
Fax. (571)217 4549

**Denmark:** Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S,  
Tel. (032)88 2636, Fax. (031)57 1949

**Finland:** Sinikalliontie 3, FIN-02630 ESPOO,  
Tel. (9)0-50261, Fax. (9)0-520971

**France:** 4 Rue du Port-aux-Vins, BP317,  
92156 SURESNES Cedex,  
Tel. (01)4099 6161, Fax. (01)4099 6427

**Germany:** P.O. Box 10 63 23, 20043 HAMBURG,  
Tel. (040)3296-0, Fax. (040)3296 213.

**Greece:** No. 15, 25th March Street, GR 17778 TAVROS,  
Tel. (01)4894 339/4894 911, Fax. (01)4814 240

**Hong Kong:** PHILIPS HONG KONG Ltd., 15/F Philips Ind. Bldg.,  
24-28 Kung Yip St., KWAI CHUNG, N.T.,  
Tel. (852)424 5121, Fax. (852)480 6960/480 6009

**India:** Philips INDIA Ltd, Shivsagar Estate, A Block,  
Dr. Annie Besant Rd. Worli, Bombay 400 018  
Tel. (022)4938 541, Fax. (022)4938 722

**Indonesia:** Philips House, Jalan H.R. Rasuna Said Kav. 3-4,  
P.O. Box 4252, JAKARTA 12950,  
Tel. (021)5201 122, Fax. (021)5205 189

**Ireland:** Newstead, Clonskeagh, DUBLIN 14,  
Tel. (01)640 000, Fax. (01)640 200

**Italy:** PHILIPS SEMICONDUCTORS S.r.l.,  
Piazza IV Novembre 3, 20124 MILANO,  
Tel. (0039)2 6752 2531, Fax. (0039)2 6752 2557

**Japan:** Philips Bldg 13-37, Kohnan2-chome, Minato-ku, TOKYO 108,  
Tel. (03)3740 5028, Fax. (03)3740 0580

**Korea:** (Republic of) Philips House, 260-199 Itaewon-dong,  
Yongsan-ku, SEOUL, Tel. (02)794-5011, Fax. (02)798-8022

**Malaysia:** No. 76 Jalan Universiti, 46200 PETALING JAYA,  
SELANGOR, Tel. (03)750 5214, Fax. (03)757 4880

**Mexico:** 5900 Gateway East, Suite 200, EL PASO, TX 79905,  
Tel. 9-5(800)234-7381, Fax. (708)296-8556

**Netherlands:** Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB  
Tel. (040)783749, Fax. (040)788399

**New Zealand:** 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,  
Tel. (09)849-4160, Fax. (09)849-7811

**Norway:** Box 1, Manglerud 0612, OSLO,  
Tel. (022)74 8000, Fax. (022)74 8341

**Pakistan:** Philips Electrical Industries of Pakistan Ltd.,  
Exchange Bldg. ST-2/A, Block 9, KDA Scheme 5, Clifton,  
KARACHI 75600, Tel. (021)587 4641-49,  
Fax. (021)577035/5874546.

**Philippines:** PHILIPS SEMICONDUCTORS PHILIPPINES Inc,  
106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI,  
Metro MANILA, Tel. (02)810 0161, Fax. (02)817 3474

**Portugal:** PHILIPS PORTUGUESA, S.A.,  
Rua dr. António Loureiro Borges 5, Arquiparque - Miraflores,  
Apartado 300, 2795 LINDA-A-VELHA,  
Tel. (01)4163160/4163333, Fax. (01)4163174/4163366.

**Singapore:** Lorong 1, Toa Payoh, SINGAPORE 1231,  
Tel. (65)350 2000, Fax. (65)251 6500

**South Africa:** S.A. PHILIPS Pty Ltd.,  
195-215 Main Road Martindale, 2092 JOHANNESBURG,  
P.O. Box 7430 Johannesburg 2000,  
Tel. (011)470-5911, Fax. (011)470-5494.

**Spain:** Balmes 22, 08007 BARCELONA,  
Tel. (03)301 6312, Fax. (03)301 42 43

**Sweden:** Kottbygatan 7, Akalla. S-164 85 STOCKHOLM,  
Tel. (0)8-632 2000, Fax. (0)8-632 2745

**Switzerland:** Allmendstrasse 140, CH-8027 ZÜRICH,  
Tel. (01)488 2211, Fax. (01)481 77 30

**Taiwan:** PHILIPS TAIWAN Ltd., 23-30F, 66, Chung Hsiao West  
Road, Sec. 1. Taipei, Taiwan ROC, P.O. Box 22978,  
TAIPEI 100, Tel. (02)388 7666, Fax. (02)382 4382.

**Thailand:** PHILIPS ELECTRONICS (THAILAND) Ltd.,  
209/2 Sanpavuth-Bangna Road Prakanong,  
Bangkok 10260, THAILAND,  
Tel. (662)398-0141, Fax. (662)398-3319.

**Turkey:** Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL,  
Tel. (0212)279 2770, Fax. (0212)282 6707

**United Kingdom:** Philips Semiconductors LTD.,  
276 Bath Road, Hayes, MIDDLESEX UB3 5BX,  
Tel. (0181)730-5000, Fax. (0181)754-8421

**United States:** 811 East Arques Avenue, SUNNYVALE,  
CA 94088-3409, Tel. (800)234-7381, Fax. (708)296-8556

**Uruguay:** Coronel Mora 433, MONTEVIDEO,  
Tel. (02)70-4044, Fax. (02)92 0601

**Internet:** <http://www.semiconductors.philips.com/ps/>

**For all other countries apply to:** Philips Semiconductors,  
International Marketing and Sales, Building BE-p,  
P.O. Box 218, 5600 MD, EINDHOVEN, The Netherlands,  
Telex 35000 phtcnl, Fax. +31-40-724825

SCD38 © Philips Electronics N.V. 1995

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

533061/30/03/pp20

Document order number:

Date of release: 1995 Mar 09

9397 750 00027

# Philips Semiconductors



# PHILIPS