

DUAL 5.1V REGULATOR WITH DISABLE AND RESET

- OUTPUT CURRENTS UP TO 1A
- FIXED PRECISION OUTPUT VOLTAGES 5.1V ± 2%
- OUTPUT 1 WITH RESET FACILITY
- OUTPUT 2 WITH DISABLE BY TTL INPUT
- SHORT CIRCUIT PROTECTION AT BOTH . OUTPUTS
- THERMAL PROTECTION
- LOW DROP OUTPUT VOLTAGE

DESCRIPTION


The TDA8137 is a monolithic dual positive voltage regulator designed to provide fixed precision output voltages of 5.1V at currents up to 1A.


An internal reset circuit generates a delayed reset pulse when the output 1 decrease below the regulated voltage value.

Output 2 can be disabled by TTL input.

Short circuit and thermal protections are included.


BLOCK DIAGRAM





This is advanced information on a new product now in development or undergoing evaluation. Details are subject to change without notice

PIN CONNECTION (top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
VIN	DC Input Voltage Pin 1 20		V	
VDIS	Disable Input Voltage Pin 3	20	V	
VRST	Output Voltage at Pin 5	20	V	
I _{01,2}	Output Currents	Internally Limited		
Pt	Power Dissipation	Internally Limited		
TSTG	Storage Temperature	- 65 to + 150	°C	
T	Junction Temperature	0 to + 150	°C	

THERMAL DATA

R _{TH(j-c)} Maximum Thermal Resistance Junction-case	3	°C/W	Ĺ
---	---	------	---



Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{01,2}	Output Voltage	I _{01,2} = 10mA	5	5.1	5.2	V
		$7V < V_{IN} < 14V$ 5mA < I ₀ < 750mA	4.9		5.3	V
V101.2	Dropout Voltage	I _{01, 2} = 750mA			1.4	V
		101, 2 = 1A			2	V
$\Delta V_{01, 2LI}$	Line Regulation	7V < V _{IN} < 14V I _{01, 2} = 200mA			50	mV
$\Delta V_{01, 2LO}$	Load Regulation	5mA < 1 _{01,2} < 0.6A			100	mV
Ι _Ω	Quiescent Current	I ₀₁ = 10mA Output 2 Disabled			2	mA
VOIRST	Reset Threshold Voltage	$(K = V_{01})$	K-0.4	K25	K-0.1	V
VRTH	Reset Threshold Hysteresis	(see note 1)	20		75	mV
tep	Reset Pulse Delay at Pin 5	C _e = 100nF (see note 1)		25		ms
VRL	Saturation Volt. at Pin 5 in Reset Condition	I ₅ = 5mA			0.4	V
IRH	Leakage Current at Pin 5 in Normal Condition	V ₅ = 10V			10	μA
K01.2	Output Volt. Thermal Drift	$K_0 = \frac{\Delta Vo \cdot 10^6}{\Delta T \cdot Vo}$ T ₁ = 0 to + 125°C		100		ppm/°C
101.2SC	Short Circ. Output Current	$V_{IN} = 7V$			1.6	A
		V _{IN} = 18V (see note 2)			0.7	A
VDISH	Disable Volt. at Pin 3 High (out 2 active)		2			V
VDISL	Disable Volt. at Pin 3 Low (out 2 disabled)				0.8	V
IDIS	Disable Bias Current at Pin 3	0V < V _{DIS} < 7V	- 100		2	μΑ
T _{isd}	Junction Temp. for Thermal Shut Down			145		°C

ELECTRICAL CHARACTERISTICS (V_{IN} = 7V ; $T_1 = 25^{\circ}C$ unless otherwise specified)

Notes: 1. If the output voltage OUT 1 goes below 4.85V (Vour - 0.25V) the comparator "a" (see fig. 1) discharge rapidly the capacitor Ce and the Reset output (pin 5) goes at once LOW

When the voltage at the OUT 1 rises above 4.9V, the voltage at pin 2 increases with this law

$$t_d = \frac{Ce.2.5V}{10\mu A} \quad (see fig. 2)$$


as V₂ reach 2.5V the Reset output (pin 5) goes HIGH again. To avoid glitches in the Reset output the second comparator "b" has a large hysteresis (1.9V).

2. The output short circuit currents are tested one channel at time


During a short circuit a large consumption of power occurs, anyway the thermal protection circuit guarantees the temperature not overcomes high value.



Figure 1.










TYPICAL APPLICATION CIRCUIT



CIRCUIT DESCRIPTION

The TDA8137 is a dual voltage regulator with Reset and Disable.

The two regulation parts are supplied from one voltage reference circuit trimmed by zener zap during EWS test.

The outputs stage have been realized in darlington configuration with a drop typical 1.2V.

The disable circuit, switch-off the output 2 if a voltage lower than 0.8V is applied at pin 3.

The Reset circuit controls the voltage at the output 1, if this one decrease below 4.85V provides to generate a reset pulse at pin 5 (open collector) with a certain delay depending by an external capacitor connected at pin 2.



PACKAGE MECHANICAL DATA

HEPTAWATT – PLASTIC PACKAGE

