## DATA SHEET

## TDA6103Q <br> Triple video output amplifier

File under Integrated Circuits, IC02

## FEATURES

- High bandwidth: 7.5 MHz typical; 60 V (peak-to-peak value)
- High slew rate: $1600 \mathrm{~V} / \mathrm{\mu s}$
- Simple application with a variety of colour decoders
- Only one supply voltage needed
- Internal protection against positive appearing Cathode-Ray Tube (CRT) flashover discharges
- One non-inverting input with a low minimum input voltage of 1 V
- Thermal protection
- Controllable switch-off behaviour.


## GENERAL DESCRIPTION

The TDA6103Q includes three video output amplifiers in one single in-line 9-pin medium power (SIL9MP) package SOT111BE, using high-voltage DMOS technology, intended to drive the three cathodes of a colour CRT.

ORDERING INFORMATION

| EXTENDED TYPE <br> NUMBER | PACKAGE |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | PINS | PIN POSITION | MATERIAL | CODE |
| TDA6103Q | 9 | DBS9 | plastic | SOT111BE |

## BLOCK DIAGRAM



Fig. 1 Block diagram (one amplifier shown).

## PINNING

| SYMBOL | PIN | DESCRIPTION |
| :--- | :---: | :--- |
| $\mathrm{V}_{\text {i1 }}$ | 1 | inverting input 1 |
| $\mathrm{V}_{\text {i2 }}$ | 2 | inverting input 2 |
| $\mathrm{V}_{\text {i3 }}$ | 3 | inverting input 3 |
| GND | 4 | ground, fin |
| $\mathrm{V}_{\text {ip }}$ | 5 | non-inverting input |
| $\mathrm{V}_{\text {DD }}$ | 6 | supply voltage |
| $\mathrm{V}_{\text {oc3 }}$ | 7 | cathode output 3 |
| $\mathrm{V}_{\text {oc2 }}$ | 8 | cathode output 2 |
| $\mathrm{V}_{\text {oc1 }}$ | 9 | cathode output 1 |



Fig. 2 Pin configuration.

## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134). Voltages measured with respect to GND (pin 4); currents as specified in Fig.1; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | MAX. | UNIT |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{DD}}$ | supply voltage |  | 0 | 250 | V |
| $\mathrm{~V}_{\mathrm{i}}$ | input voltage |  | 0 | 12 | V |
| $\mathrm{~V}_{\text {idm }}$ | differential mode input voltage |  | -6 | +6 | V |
| $\mathrm{~V}_{\text {oc }}$ | cathode output voltage |  | 0 | $\mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{I}_{\text {ocsmL }}$ | LOW non-repetitive peak cathode <br> output current | flashover discharge $=50 \mu \mathrm{C}$ | 0 | 5 | A |
| $\mathrm{I}_{\text {ocsmH }}$ | HIGH non-repetitive peak cathode <br> output current | flashover discharge $=100 \mathrm{nC}$ | 0 | 10 | A |
| $\mathrm{~T}_{\text {stg }}$ | storage temperature |  | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j}}$ | junction temperature |  | -20 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {es }}$ | electrostatic handling <br> human body model (HBM) <br> machine model (MM) |  | - | tbf <br> tbf | V <br> V |

## HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS Devices").

## QUALITY SPECIFICATION

Quality specification "SNW-FQ-611 part E"is applicable and can be found in the "Quality reference pocketbook" (ordering number 9398510 34011).

Triple video output amplifier

## THERMAL RESISTANCE

| SYMBOL | PARAMETER | THERMAL RESISTANCE |
| :--- | :--- | :---: |
| $\mathrm{R}_{\mathrm{th} \mathrm{j} \text {-in }}$ | from junction to fin; note 1 | $11 \mathrm{~K} / \mathrm{W}$ |
| $\mathrm{R}_{\text {th } \mathrm{h}-\mathrm{a}}$ | from heatsink to ambient | $18 \mathrm{~K} / \mathrm{W}$ |

## Note

1. An external heatsink is necessary.


Fig. 3 Power derating curves.

## Thermal protection

The internal thermal protection circuit gives a decrease of the slew rate at high temperatures: $10 \%$ decrease at $130^{\circ} \mathrm{C}$ and $30 \%$ decrease at $145^{\circ} \mathrm{C}$ (typical values on the spot of the thermal protection circuit).


Triple video output amplifier

## CHARACTERISTICS

Operating range: $\mathrm{T}_{\mathrm{j}}=-20$ to $150^{\circ} \mathrm{C}$; $\mathrm{V}_{\mathrm{DD}}=180$ to $210 \mathrm{~V} ; \mathrm{V}_{\mathrm{ip}}=1$ to 4 V .
Test conditions (unless otherwise specified): $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=200 \mathrm{~V} ; \mathrm{V}_{\mathrm{ip}}=1.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{oc} 1}=\mathrm{V}_{\mathrm{oc} 2}=\mathrm{V}_{\mathrm{oc} 3}=1 / 2 \mathrm{~V}_{\mathrm{DD}}$; $C_{L}=10 \mathrm{pF}$ ( $\mathrm{C}_{\mathrm{L}}$ consists of parasitic and cathode capacitance); $\mathrm{R}_{\mathrm{th}} \mathrm{h}-\mathrm{a}=18 \mathrm{~K} / \mathrm{W}$; measured in test circuit Fig.5.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{DD}}$ | quiescent supply current |  | 7.0 | 9.25 | 11.5 | mA |
| $\mathrm{l}_{\text {bias }}$ | input bias current inverting inputs (pins 1, 2 and 3) |  | -5 | -1 | +1 | $\mu \mathrm{A}$ |
| $l_{\text {bias }}$ | input bias current non-inverting input (pin 5) |  | -15 | -3 | +1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{i} \text { (offset) }}$ | input offset voltage (pins 1, 2 and 3) |  | -50 | - | +50 | mV |
| $\Delta \mathrm{V}_{\text {( } \text { (fffset) }}$ | differential input offset voltage temperature drift between pins 1 and 5; 2 and 5; 3 and 5 |  | - | tbf | - | mV/K |
| $\mathrm{C}_{\mathrm{icm}}$ | common-mode input capacitance (pins 1, 2 and 3) |  | - | 5 | - | pF |
| $\mathrm{C}_{\text {icm }}$ | common-mode input capacitance (pin 5) |  | - | 10 | - | pF |
| $\mathrm{C}_{\text {idm }}$ | differential mode input capacitance between 1 and 5; 2 and 5; 3 and 5 |  | - | 1 | - | pF |
| $\mathrm{V}_{\text {oc(min) }}$ | minimum output voltage (pins 7, 8 and 9) | $\mathrm{V}_{1-5}=\mathrm{V}_{2-5}=\mathrm{V}_{3-5}=-1 \mathrm{~V}$ | - | 5 | 10 | V |
| $\mathrm{V}_{\text {oc (max) }}$ | maximum output voltage (pins 7, 8 and 9) | $V_{1-5}=V_{2-5}=V_{3-5}=1 \mathrm{~V} \text {; }$ <br> note 1 | $V_{D D}-10$ | $V_{D D}-6$ | - | V |
| GB | gain-bandwidth product of open-loop gain: <br> $\mathrm{V}_{\text {oc1, 2, 3 }} / \mathrm{V}_{\text {i1-5, 2-5, 3-5 }}$ | $\mathrm{f}=500 \mathrm{kHz}$ | - | 0.75 | - | GHz |
| $\mathrm{B}_{S}$ | small signal bandwidth (pins 7, 8 and 9) | $\mathrm{V}_{\text {oc(p-p })}=60 \mathrm{~V}$ | 6 | 7.5 | - | MHz |
| $\mathrm{B}_{\mathrm{L}}$ | large signal bandwidth (pins 7, 8 and 9) | $\mathrm{V}_{\text {oc }(p-p)}=100 \mathrm{~V}$ | 5 | 7 | - | MHz |
| $\mathrm{t}_{\text {pd }}$ | cathode output propagation delay time 50\% input to $50 \%$ output (pins 7, 8 and 9) | $\mathrm{V}_{\text {oc }(p-p)}=100 \mathrm{~V}$ square wave; $\mathrm{f}<1 \mathrm{MHz}$; $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=40 \mathrm{~ns}$ (pins 1,2 and 3); see Figs 7 and 8 | - | 38 | - | ns |
| $\Delta \mathrm{t}_{\mathrm{p}}$ | difference in cathode output propagation time $50 \%$ input to $50 \%$ output (pins 7 and 8,7 and 9 and 8 and 9) | $\mathrm{V}_{\mathrm{oc}(p-p)}=100 \mathrm{~V}$ square wave; $\mathrm{f}<1 \mathrm{MHz}$; $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=40 \mathrm{~ns}$ (pins 1,2 and 3) | -10 | 0 | +10 | ns |
| $\mathrm{tr}_{\mathrm{r}}$ | cathode output rise time 10\% output to $90 \%$ output (pins 7, 8 and 9) | $\mathrm{V}_{\text {oc }}=50$ to 150 V square wave; $f<1 \mathrm{MHz} ; \mathrm{t}_{\mathrm{f}}=40 \mathrm{~ns}$ (pins 1, 2 and 3); see Fig. 7 | 48 | 60 | 73 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | cathode output fall time $90 \%$ output to $10 \%$ output (pins 7, 8 and 9) | $\mathrm{V}_{0}=150$ to 50 V square wave; $\mathrm{f}<1 \mathrm{MHz}$; $\mathrm{t}_{\mathrm{r}}=40 \mathrm{~ns}$ (pins 1, 2 and 3); see Fig. 8 | 48 | 60 | 73 | ns |

Triple video output amplifier

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {s }}$ | settling time $50 \%$ input to ( $99 \%$ < output < 101\%) | $\begin{aligned} & \mathrm{V}_{\mathrm{oc}(p-p)}=100 \mathrm{~V} \text { square } \\ & \text { wave } ; \mathrm{f}<1 \mathrm{MHz} ; \\ & \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=40 \mathrm{~ns}(\text { pins } 1,2 \\ & \text { and } 3) ; \text { see Figs } 7 \text { and } 8 \end{aligned}$ | - | - | 350 | ns |
| SR | slew rate between <br> 50 V to ( $\mathrm{V}_{\mathrm{DD}}-50 \mathrm{~V}$ ); (pins 7, 8 and 9) | $\mathrm{V}_{1-5}=\mathrm{V}_{2-5}=\mathrm{V}_{3-5}=2 \mathrm{~V}$ square wave ( $p-p$ ); $\mathrm{f}<1 \mathrm{MHz} ; \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=40 \mathrm{~ns}$ (pins 1, 2 and 3) | - | 1600 | - | $\mathrm{V} / \mathrm{\mu s}$ |
| $\mathrm{O}_{\mathrm{v}}$ | cathode output voltage overshoot (pins 7, 8 and 9) | $\begin{aligned} & \hline \mathrm{V}_{\text {oc( }(\mathrm{p}-\mathrm{p})}=100 \mathrm{~V} \text { square } \\ & \text { wave } ; \mathrm{f}<1 \mathrm{MHz} ; \\ & \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=40 \mathrm{~ns}(\text { pins } 1,2 \\ & \text { and } 3) ; \text { see Figs } 7 \text { and } 8 \\ & \hline \end{aligned}$ | - | 5 | - | \% |
| SVRR | supply voltage rejection ratio | f < 50 kHz ; note 2 | - | 70 | - | dB |

## Notes

1. See also Fig. 6 for the typical low-frequency response of $\mathrm{V}_{\mathrm{i}}$ to $\mathrm{V}_{\text {oc }}$.
2. The ratio of the change in supply voltage to the change in input voltage when there is no change in output voltage.

## Cathode output

The cathode output is protected against peak currents (caused by positive voltage peaks during high-resistance flash) of 5 A maximum with a charge content of $50 \mu \mathrm{C}$.
The cathode is also protected against peak currents (caused by positive voltage peaks during low-resistance flash) of 10 A maximum with a charge content of 100 nC .

The DC voltage of $\mathrm{V}_{\mathrm{DD}}$ (pin 6) must be within the operating range of 180 to 210 V during the peak currents.

## Flashover protection

The TDA6103Q incorporates protection diodes against CRT flashover discharges that clamp the cathode output voltage up to a maximum of $\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\text {diode }}$. To limit the diode current, an external $1.5 \mathrm{k} \Omega$ carbon high-voltage resistor in series with the cathode output and a 2 kV spark gap are
needed (for this resistor-value, the CRT has to be connected to the main PCB). This addition produces an increase in the rise- and fall times of approximately 5 ns and a decrease in the overshoot of approximately $3 \%$.
$V_{D D}$ to GND must be decoupled:

1. With a capacitor $>20 \mathrm{nF}$ with good HF behaviour (e.g. foil). This capacitance must be placed as close as possible to pins 6 and 4, but definitely within 5 mm .
2. With a capacitor $>10 \mu \mathrm{~F}$ on the picture tube base print.

## Switch-off behaviour

The switch-off behaviour of the TDA6103Q is controllable. This is due to the fact that the output pins of the TDA6103Q are still under control of the input pins for relative low-power supply voltages (approximately 30 V and higher).

## Test circuit


$C_{\text {par }}=70 \mathrm{fF}$.
Fig. 5 Test circuit with feedback factor $1 / 150$.


Fig. 6 Typical low-frequency ( $\mathrm{f}<1 \mathrm{MHz}$ ) response of $\Delta \mathrm{V}_{\mathrm{i1}, 2,3}$ to $\mathrm{V}_{\mathrm{oc1} 1,2,3}$.


Fig. 7 Output voltage (pins 7, 8 and 9 ) rising edge as a function of the AC input signal.


Fig. 8 Output voltage (pins 7, 8 and 9) falling edge as a function of the AC input signal.

## TEST AND APPLICATION INFORMATION




MGA971
(1) All pins have an energy protection for positive or negative overstress situations.

Fig. 10 Internal pin configuration.

## Dissipation

Regarding dissipation, distinction must first be made between static dissipation (independent of frequency) and dynamic dissipation (proportional to frequency).
The static dissipation of the TDA6103Q is due to voltage supply currents and load currents in the feedback network and CRT.

The static dissipation equals:
$P_{\text {stat }}=V_{D D} \times I_{D D}-3 \times V_{\text {oc }} \times\left(V_{o c} / R_{f b}-l_{\mathrm{OC}}\right)$
$\mathrm{R}_{\mathrm{fb}}=$ value of feedback resistor.
$\mathrm{l}_{\mathrm{OC}}=\mathrm{DC}$-value of cathode current.
The dynamic dissipation equals:
$P_{\text {dyn }}=3 \times V_{D D} \times\left(C_{L}+C_{f b}+C_{i n t}\right) \times f_{i} \times V_{o(p-p)} \times \delta$
$C_{L}=$ load capacitance.
$\mathrm{C}_{\mathrm{fb}}=$ feedback capacitance.
$\mathrm{C}_{\text {int }}=$ internal load capacitance $(\approx 4 \mathrm{pF})$.
$f_{i}=$ input frequency.
$\mathrm{V}_{\mathrm{o}(\mathrm{p}-\mathrm{p})}=$ output voltage (peak-to-peak value).
$\delta=$ non-blanking duty-cycle.
The IC must be mounted on the picture tube base print to minimize the load capacitance $\left(\mathrm{C}_{\mathrm{L}}\right)$.

## PACKAGE OUTLINE



[^0]Fig. 11 Plastic SIL-bent-to-DIL, medium power with fin, 9-pin (SOT111BE).

## SOLDERING

## Plastic single in-line packages

## BY DIP OR WAVE

The maximum permissible temperature of the solder is $260^{\circ} \mathrm{C}$; this temperature must not be in contact with the joint for more than 5 s . The total contact time of successive solder waves must not exceed 5 s .

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

## Repairing soldered joints

Apply the soldering iron below the seating plane (or not more than 2 mm above it). If its temperature is below $300^{\circ} \mathrm{C}$, it must not be in contact for more than 10 s ; if between 300 and $400^{\circ} \mathrm{C}$, for not more than 5 s .

## DEFINITIONS

## Data sheet status

| Objective specification | This data sheet contains target or goal specifications for product development. |
| :--- | :--- |
| Preliminary specification | This data sheet contains preliminary data; supplementary data may be published later. |
| Product specification | This data sheet contains final product specifications. |
| Limiting values |  |

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

## Application information

Where application information is given, it is advisory and does not form part of the specification.

## LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.


[^0]:    Dimensions in mm.

