## DATA SHEET

## TDA4685 <br> Video processor with automatic cut-off control

Preliminary specification
File under Integrated Circuits, IC02

Video processor with automatic cut-off control

## FEATURES

- Operates from an 8 V DC supply
- Black level clamping of the colour difference, luminance and RGB input signals with coupling-capacitor DC level storage
- Two analog RGB inputs, selected either by fast switch signals or the $\mathrm{I}^{2} \mathrm{C}$-bus; brightness and contrast control of these RGB inputs
- Saturation, contrast, brightness and white adjustment via $\mathrm{I}^{2} \mathrm{C}$-bus
- Same RGB output black levels for Y/CD and RGB input signals
- Timing pulse generation from either a 2- or 3-level sandcastle pulse for clamping, vertical synchronization and cut-off timing pulses
- Automatic cut-off control or clamped output selectable via $\mathrm{I}^{2} \mathrm{C}$-bus
- Automatic cut-off control with picture tube leakage current compensation
- Cut-off measurement pulses after end of the vertical blanking pulse or end of an extra vertical flyback pulse
- Two switch-on delays to prevent discolouration before steady-state operation
- Average beam current and peak drive limiting
- PAL/SECAM or NTSC matrix selection via ${ }^{2} \mathrm{C}$-bus
- Emitter-follower RGB output stages to drive the video output stages
- $\mathrm{I}^{2} \mathrm{C}$-bus controlled DC output e. g. for hue-adjust of NTSC (multistandard) decoders


## GENERAL DESCRIPTION

The TDA4685 is a monolithic, integrated circuit with a luminance and a colour difference interface for video processing in TV receivers.
Its primary function is to process the luminance and colour difference signals from a colour decoder which is equipped e. g. with the multistandard decoder TDA4655 or TDA9160 plus delayline TDA4661 and the Picture Signal


Improvement (PSI) IC TDA467X or from a Feature Module. The required input signals are:

- luminance and negative colour difference signals
- 2- or 3-level sandcastle pulse for internal timing pulse generation
- $\mathrm{I}^{2} \mathrm{C}$-bus data and clock signals for microprocessor control.

Two sets of analog RGB colour signals can also be inserted, e.g. one from a peritelevision connector and the other from an on-screen display generator. The TDA4685 has $I^{2} \mathrm{C}$-bus control of all parameters and functions with automatic cut-off control of the picture tube cathode currents. It provides RGB output signals for the video output stages.

The TDA4685 is a simplified, pin compatible (except pin 18) version of the TDA4680. The module address via the ${ }^{2}{ }^{2} \mathrm{C}$-bus can be used for both ICs; where a function is not included in the TDA4685 then the $\mathrm{I}^{2} \mathrm{C}$-bus command is not executed. The differences with the TDA4680 are:

- no automatic white level control; the white levels are determined directly by the $\mathrm{I}^{2} \mathrm{C}$-bus data
- RGB reference levels for automatic cut-off control are not adjustable via $\mathrm{I}^{2} \mathrm{C}$-bus
- clamping delay is fixed
- only contrast and brightness adjust for the RGB input signals
- the measurement lines are triggered either by the trailing edge of the vertical component of the sandcastle pulse or by the trailing edge of an optional external vertical flyback pulse (on pin 18), according to which occurs first.

The TDA4686 is like TDA4685 but intended for double line frequency application.

Video processor with automatic cut-off control

TDA4685

QUICK REFERENCE DATA

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{P}}$ | supply voltage (pin 5) | 7.2 | 8.0 | 8.8 | V |
| $\mathrm{I}_{\mathrm{P}}$ | supply current (pin 5) | - | 60 | - | mA |
| $\mathrm{V}_{8(p-\mathrm{p})}$ | luminance input (peak-to-peak value) | - | 0.45 | - | V |
| $V_{6(p-p)}$ | -(B-Y) input (peak-to-peak value) | - | 1.33 | - | V |
| $\mathrm{V}_{7(p-\mathrm{p})}$ | -(R-Y) input (peak-to-peak value) | - | 1.05 | - | V |
| $\mathrm{V}_{14}$ | three-level sandcastle pulse $\begin{aligned} & \mathrm{H}+\mathrm{V} \\ & \mathrm{H} \\ & \mathrm{BK} \end{aligned}$ |  | $\begin{aligned} & 2.5 \\ & 4.5 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
|  | two-level sandcastle pulse $\begin{aligned} & \mathrm{H}+\mathrm{V} \\ & \mathrm{BK} \end{aligned}$ | - | $\begin{aligned} & 2.5 \\ & 4.5 \end{aligned}$ | - | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| $V_{i}$ | RGB input signals at pins 2, 3, 4, 10, 11 and 12 (black-to-white value) | - | 0.7 | - | V |
| $\mathrm{V}_{0(p-p)}$ | RGB outputs at pins 24, 22 and 20 (peak-to-peak value) | - | 2.0 | - | V |
| $\mathrm{T}_{\text {amb }}$ | operating ambient temperature | 0 | - | +70 | ${ }^{\circ} \mathrm{C}$ |

ORDERING INFORMATION

| EXTENDED <br> TYPE NUMBER | PINS | PIN | MACKAGE |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 28 | POSITION | MATERIAL | CODE |
|  | 28 | plastic | SOT117 ${ }^{(1)}$ |  |

## Note

1. SOT117-1; 1996 November 25.

Video processor with automatic cut-off control


Fig. 1 Block diagram.

Video processor with automatic cut-off control

PINNING

| SYMBOL | PIN | DESCRIPTION |
| :---: | :---: | :---: |
| $\mathrm{FSW}_{2}$ | 1 | fast switch 2 input |
| $\mathrm{R}_{2}$ | 2 | red input 2 |
| $\mathrm{G}_{2}$ | 3 | green input 2 |
| $\mathrm{B}_{2}$ | 4 | blue input 2 |
| $\mathrm{V}_{\mathrm{P}}$ | 5 | supply voltage |
| -(B-Y) | 6 | colour difference input -(B-Y) |
| -(R-Y) | 7 | colour difference input -(R-Y) |
| Y | 8 | luminance input |
| GND | 9 | ground |
| $\mathrm{R}_{1}$ | 10 | red input 1 |
| $\mathrm{G}_{1}$ | 11 | green input 1 |
| $\mathrm{B}_{1}$ | 12 | blue input 1 |
| $\mathrm{FSW}_{1}$ | 13 | fast switch 1 input |
| SC | 14 | sandcastle pulse input |
| BCL | 15 | average beam current limiting input |
| $\mathrm{C}_{\text {PDL }}$ | 16 | storage capacitor for peak drive limiting |
| $\mathrm{C}_{\mathrm{L}}$ | 17 | storage capacitor for leakage current |
| $\mathrm{V}_{\text {FB }}$ | 18 | vertical flyback pulse input |
| Cl | 19 | cut-off measurement input |
| Bo | 20 | blue output |
| $\mathrm{C}_{\mathrm{B}}$ | 21 | blue cut-off storage capacitor |
| $\mathrm{G}_{0}$ | 22 | green output |
| $\mathrm{C}_{\mathrm{G}}$ | 23 | green cut-off storage capacitor |
| $\mathrm{R}_{\mathrm{O}}$ | 24 | red output |
| $\mathrm{C}_{\mathrm{R}}$ | 25 | red cut-off storage capacitor |
| HUE | 26 | hue control output |
| SDA | 27 | $\mathrm{I}^{2} \mathrm{C}$-bus serial data input / acknowledge output |
| SCL | 28 | $\mathrm{I}^{2} \mathrm{C}$-bus serial clock input |



Fig. 2 Pin configuration.

Video processor with automatic cut-off control

## $\mathrm{I}^{2} \mathrm{C}$-BUS CONTROL

The $\mathrm{I}^{2} \mathrm{C}$-bus transmitter provides the data bytes to select and adjust the following functions and parameters:

- brightness adjust
- saturation adjust
- contrast adjust
- DC output e. g. for hue control
- RGB gain adjust
- peak drive limiting level adjust
- selects either 3-level or 2-level ( 5 V ) sandcastle pulse
- enables cut-off control / enables output clamping
- selects either PAL/SECAM or NTSC matrix
- enables/disables synchronization of the execution of $\mathrm{I}^{2} \mathrm{C}$-bus commands with the vertical blanking interval
- enables Y-CD, RGB1 or RGB2 input.


## I²C-BUS TRANSMITTER AND DATA TRANSFER

## $I^{2} \mathrm{C}$-bus specification

The $\mathrm{I}^{2} \mathrm{C}$-bus is a bi-directional, two-wire, serial data bus for intercommunication between ICs in an equipment. The microcontroller transmits data to the $\mathrm{I}^{2} \mathrm{C}$-bus receiver in the TDA4685 over the serial data line SDA (pin 27) synchronized by the serial clock line SCL (pin 28). Both lines are normally connected to a positive voltage supply through pull-up resistors. Data is transferred when the SCL line is LOW. When SCL is HIGH the serial data line SDA must be stable. A HIGH-to-LOW transition of the SDA line when SCL is HIGH is defined as a start bit. A LOW-to-HIGH transition of the SDA line when SCL is HIGH is defined as a stop bit. Each transmission must start with a start bit and end with a stop bit. The bus is busy after a start bit and is only free again after a stop bit has been transmitted.

## I2 ${ }^{2}$-bus receiver

(microcontroller write mode) Each transmission to the $\mathrm{I}^{2} \mathrm{C}$-bus receiver consists of at least three bytes following the start bit. Each byte is acknowledged by an acknowledge bit immediately following each byte. The first byte is the Module ADdress (MAD) byte, also called slave address byte. This includes the module address, $1000100_{2}$ for the TDA4685. The TDA4685 is a slave receiver ( $\mathrm{R} / \overline{\mathrm{W}}=0$ ), therefore the module address byte is $10001000_{2}$ ( 88 Hex ), see Fig. 3.
The length of a data transmission is unrestricted, but the module address and the correct sub-address must be transmitted before the data byte(s). The order of data transmission is shown in Fig. 4 and Fig.5. Without auto-increment (BREN $=0$ or 1 ) the Module ADdress (MAD) byte is followed by a Sub-ADdress (SAD) byte and one data byte only (Fig.4).

# Video processor with automatic cut-off control 



Fig. 3 The module address byte.

Fig. 4 Data transmission without auto-increment (BREN $=0$ or 1 ).


Fig. 5 Data transmission with auto-increment $(B R E N=0)$.

Video processor with automatic cut-off control

## Auto-increment

The auto-increment format enables quick slave receiver initialization by one transmission, when the $\mathrm{I}^{2} \mathrm{C}$-bus control bit BREN $=0$ (see control register bits of Table 1). If $\mathrm{BREN}=1$ auto-increment is not possible. If the auto-increment format is selected, the MAD byte is followed by an SAD byte and by the data bytes of consecutive sub-addresses (Fig.5).
All sub-addresses from 00 to 0 F are automatically incremented, the sub-address counter wraps round from $0 F$ to 00 . Reserved sub-addresses 07, 08, 09, 0B, 0E and 0 F are treated as legal but have no effect. Sub-addresses outside the range 00 and 0 F are not acknowledged by the device. The sub-addresses are stored in the TDA4685 to address the following parameters and functions, see Table 1:

- brightness adjust
- saturation adjust
- contrast adjust
- hue control voltage
- RGB gain adjust
- peak drive limiting adjust
- control register functions.

The data bytes (D7-D0 of Table 1) provide the data of the parameters and functions for video processing.

## Control register 1

NMEN (NTSC-Matrix ENable): 0 = PAL/SECAM matrix
1 = NTSC matrix.
BREN (Buffer Register ENable):
$0=$ new data is executed as soon as it is received
1 = data is stored in buffer registers and is transferred to the data registers during the next vertical blanking interval.
The $\mathrm{I}^{2} \mathrm{C}$-bus receiver does not accept any new data until this data is transferred into the data registers.

SC5 (SandCastle 5 V):
$0=3$-level sandcastle pulse
1 = 2-level ( 5 V ) sandcastle pulse.

## Control register 2

FSON2 - Fast Switch 2 ON
FSDIS2 - Fast Switch 2 DISable
FSON1 - Fast Switch 1 ON
FSDIS1 - Fast Switch 1 DISable
The RGB input signals are selected by FSON2 and FSON1 or $\mathrm{FSW}_{2}$ and $\mathrm{FSW}_{1}$ :

- FSON2 has priority over FSON1;
- $\mathrm{FSW}_{2}$ has priority over $\mathrm{FSW}_{1}$;
- FSDIS1 and FSDIS2 disable FSW 1 and $\mathrm{FSW}_{2}$ (see Table 2).
BCOF - Black level Control OFf:
0 = automatic cut-off control enabled
1 = automatic cut-off control disabled; RGB outputs are clamped to fixed DC levels.
When the supply voltage has dropped below approximately 6.0 V (usually occurs when the TV receiver is switched on or the supply voltage is interrupted) all data and function bits are set to $01_{\text {Hex. }}$.

Video processor with automatic cut-off control

Table 1 Sub-address (SAD) and data bytes ${ }^{(1)}$.

| FUNCTION | SAD | MSB |  |  | DATA BYTE |  |  | LSB |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | (HED) | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Brightness | 00 | 0 | 0 | A05 | A04 | A03 | A02 | A01 | A00 |
| Saturation | 01 | 0 | 0 | A15 | A14 | A13 | A12 | A11 | A10 |
| Contrast | 02 | 0 | 0 | A25 | A24 | A23 | A22 | A21 | A20 |
| Hue control voltage | 03 | 0 | 0 | A35 | A34 | A33 | A32 | A31 | A30 |
| Red gain | 04 | 0 | 0 | A45 | A44 | A43 | A42 | A41 | A40 |
| Green gain | 05 | 0 | 0 | A55 | A54 | A53 | A52 | A51 | A50 |
| Blue gain | 06 | 0 | 0 | A65 | A64 | A63 | A62 | A61 | A60 |
| Reserved | 07 | 0 | 0 | X | X | X | X | X | x |
| Reserved | 08 | 0 | 0 | x | x | x | x | x | X |
| Reserved | 09 | 0 | 0 | X | x | X | x | x | X |
| Peak drive limit | 0A | 0 | 0 | AA5 | AA4 | AA3 | AA2 | AA1 | AA0 |
| Reserved | OB | X | X | X | X | X | X | X | x |
| Control register 1 | OC | SC5 | X | BREN | X | NMEN | x | x | X |
| Control register 2 | OD | X | X | X | BCOF | FSDIS2 | FSON2 | FSDIS1 | FSON1 |
| Reserved | OE | X | X | X | x | X | X | X | x |
| Reserved | OF | X | X | X | X | X | X | x | X |

## Note to Table 1

1. $X$ is 'don't care', but for software compatibility with other or future video ICs it is recommended to set all ' $X$ ' to ' 0 '.

Table 2 Signal input selection by the fast source switches ${ }^{(1)}$.

| $\mathrm{I}^{2} \mathrm{C}-\mathrm{BUS}$ CONTROL BITS |  |  |  | ANALOG SWITCH SIGNALS |  | INPUT SELECTED |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FSON2 | FSDIS2 | FSON1 | FSDIS1 | $\begin{aligned} & \mathrm{FSW}_{2} \\ & \text { (pin 1) } \end{aligned}$ | $\begin{gathered} \text { FSW }_{1} \\ (\text { pin 13 }) \end{gathered}$ | RGB ${ }_{2}$ | $\mathrm{RGB}_{1}$ | Y/CD |
| L | L | L | L | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{X} \end{aligned}$ | ON | ON | ON |
| L | L | L | H | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | ON |  | ON |
| L | L | H | X | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | ON | ON |  |
| L | H | L | L | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ |  | ON | ON |
| L | H | L | H | X | X |  |  | ON |
| L | H | H | X | X | X |  | ON |  |
| H | X | X | X | X | X | ON |  |  |

## Note to Table 2

1. Where L is a logic LOW ( $<0.4 \mathrm{~V}$ ), H is a logic $\mathrm{HIGH}(>0.9 \mathrm{~V}), \mathrm{X}$ is 'don't care', and ON is the selected input signal.

Video processor with automatic cut-off TDA4685

## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC134).

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{P}}$ | Supply voltage (pin 5) | - | 8.8 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | input voltage (pins 1 to 8, 10 to 13, 16, 21, 23 and 25) | -0.1 | $\mathrm{~V}_{\mathrm{P}}$ | V |
|  | input voltage (pins 15, 18 and 19) | -0.7 | $\mathrm{~V}_{\mathrm{P}}+0.7$ | V |
|  | input voltage (pins 27 and 28) | -0.1 | 8.8 | V |
| $\mathrm{~V}_{14}$ | sandcastle pulse voltage | -0.7 | $\mathrm{~V}_{\mathrm{P}}+5.8$ | V |
| $\mathrm{I}_{\mathrm{AV}}$ | average current (pins 20, 22 and 24) | -10 | 4 | mA |
| $\mathrm{I}_{\mathrm{M}}$ | peak current (pins 20, 22 and 24) | -20 | 4 | mA |
| $\mathrm{I}_{26}$ | output current | -8 | 0.6 | mA |
| $\mathrm{~T}_{\text {stg }}$ | storage temperature | -20 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {amb }}$ | operating ambient temperature | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\text {tot }}$ | total power dissipation | - | 1.2 | W |

Video processor with automatic cut-off control


Video processor with automatic cut-off control

## CHARACTERISTICS

All voltages are measured in test circuit of Fig. 7 with respect to $G N D$ (pin 9 ); $\mathrm{V}_{\mathrm{P}}=8.0 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C}$ :

- at nominal signal amplitudes (black-to-white) at output pins 24, 22 and 20,
- at nominal settings of brightness, contrast, saturation and white level control,
- without beam current or peak drive limiting; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{P}}$ | supply voltage (pin 5) |  | 7.2 | 8.0 | 8.8 | V |
| $\mathrm{I}_{\mathrm{P}}$ | supply current (pin 5) |  | - | 60 | - | mA |

## Colour difference inputs

| $\mathrm{V}_{6(p-p)}$ | $-(\mathrm{B}-\mathrm{Y})$ input (peak-to-peak value) | notes 1 and 2 | - | 1.33 | - | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{7(p-p)}$ | $-(\mathrm{R}-\mathrm{Y})$ input (peak-to-peak value) | notes 1 and 2 | - | 1.05 | - | V |
| $\mathrm{V}_{6,7}$ | internal DC bias voltage | at black level clamping | - | 4.1 | - | V |
| $\mathrm{I}_{6,7}$ | input current | during line scan | - | - | $\pm 0.1$ | $\mu \mathrm{~A}$ |
|  |  | at black level clamping | $\pm 100$ | - | - | $\mu \mathrm{A}$ |
| $\mathrm{R}_{6,7}$ | input resistance |  | 10 | - | - | $\mathrm{M} \Omega$ |

Luminance/sync (VBS)

| $\mathrm{V}_{\mathrm{i}(\mathrm{p}-\mathrm{p})}$ | luminance input at pin 8 <br> (peak-to-peak value) | note 2 | - | 0.45 | - | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{8}$ | internal DC bias voltage | at black level clamping | - | 4.1 | - | V |
| $\mathrm{I}_{8}$ | input current | during line scan | - | - | $\pm 0.1$ | $\mu \mathrm{~A}$ |
|  |  | at black level clamping | $\pm 100$ | - | - | $\mu \mathrm{A}$ |
| $\mathrm{R}_{8}$ | input resistance |  | 10 | - | - | $\mathrm{M} \Omega$ |

## $R_{1}, G_{1}$ and $B_{1}$ inputs

| $\mathrm{V}_{\mathrm{i}(\mathrm{p}-\mathrm{p})}$ | black-to-white input signals at pins 10, 11 <br> and 12 (peak-to-peak value) | note 2 | - | 0.7 | - | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{10 / 11 / 12}$ | internal DC bias voltage | at black level clamping | - | 5.7 | - | V |
| $\mathrm{I}_{10 / 11 / 12}$ | input current | during line scan | - | - | $\pm 0.1$ | $\mu \mathrm{~A}$ |
|  |  | at black level clamping | $\pm 100$ | - | - | $\mu \mathrm{A}$ |
| $\mathrm{R}_{10 / 11 / 12}$ | input resistance |  | 10 | - | - | $\mathrm{M} \Omega$ |

## $R_{2}, G_{2}$ and $B_{2}$ inputs

| $\mathrm{V}_{\mathrm{i}(\mathrm{p}-\mathrm{p})}$ | black-to-white input signals at pins 2, 3 <br> and 4 (peak-to-peak value) | note 2 | - | 0.7 | - | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{2 / 3 / 4}$ | internal DC bias voltage | at black level clamping | - | 5.7 | - | V |
| $\mathrm{I}_{2 / 3 / 4}$ | input current | during line scan | - | - | $\pm 0.1$ | $\mu \mathrm{~A}$ |
|  | at black level clamping | $\pm 100$ | - | - | $\mu \mathrm{A}$ |  |
| $\mathrm{R}_{2 / 3 / 4}$ | input resistance |  | 10 | - | - | $\mathrm{M} \Omega$ |

PAL/SECAM and NTSC matrix (note 3)

|  | PAL/SECAM matrix | control bit NMEN $=0$ |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | NTSC matrix | control bit NMEN $=1$ |  |  |  |  |

Video processor with automatic cut-off control

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Fast signal switch FSW $_{1}$ to select $Y, C D$ or $R_{1}, G_{1}, B_{1}$ inputs control bits FSDIS1, FSON1 (see Table 2) |  |  |  |  |  |  |
| $\mathrm{V}_{13}$ | voltage to select Y and CD |  | - | - | 0.4 | V |
|  | voltage range to select $\mathrm{R}_{1}, \mathrm{G}_{1}, \mathrm{~B}_{1}$ |  | 0.9 | - | 5.0 | V |
| $\mathrm{R}_{13}$ | internal resistance to ground |  | - | 4.0 | - | $\mathrm{k} \Omega$ |
| $\Delta \mathrm{t}$ | difference between transit times for signal switching and signal insertion |  | - | - | 10 | ns |

Fast signal switch $\mathrm{FSW}_{2}$ to select $\mathbf{Y}, \mathrm{CD} / \mathbf{R}_{1}, \mathrm{G}_{1}, \mathrm{~B}_{1}$ or $\mathbf{R}_{2}, \mathrm{G}_{2}, \mathrm{~B}_{2}$ inputs control bits FSDIS2, FSON2 (see Table 2)

| $\mathrm{V}_{1}$ | voltage to select $\mathrm{Y}, \mathrm{CD} / \mathrm{R}_{1}, \mathrm{G}_{1}, \mathrm{~B}_{1}$ |  | - | - | 0.4 | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | voltage range to select $\mathrm{R}_{2}, \mathrm{G}_{2}, \mathrm{~B}_{2}$ |  | 0.9 | - | 5.0 | V |
| $\mathrm{R}_{1}$ | internal resistance to ground |  | - | 4.0 | - | $\mathrm{k} \Omega$ |
| $\Delta \mathrm{t}$ | difference between transit times for <br> signal switching and signal insertion |  | - | - | 10 | ns |

## Saturation adjust

acts on $-(\mathrm{R}-\mathrm{Y})$ and $-(\mathrm{B}-\mathrm{Y})$ signals under $\mathrm{I}^{2} \mathrm{C}$-bus control,
sub-address $0^{1}$ Hex (bit resolution $1.5 \%$ of maximum saturation);
data byte $3 \mathrm{~F}_{\text {Hex }}$ for maximum saturation
data byte ${ }^{23}$ Hex for nominal saturation
data byte ${ }^{00}$ Hex for minimum saturation

| $d_{\text {s }}$ | saturation below maximum | at $23_{\text {Hex }}$ | - | 5 | - | $d B$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | at $00_{\text {Hex }} ; f=100 \mathrm{kHz}$ | - | 50 | - | dB |

## Contrast adjust

acts on internal $R G B$ signals under $I^{2} \mathrm{C}$-bus control,
sub-address ${ }^{02}{ }_{\text {Hex }}$ (bit resolution $1.5 \%$ of maximum contrast);
data byte $3 \mathrm{~F}_{\text {Hex }}$ for maximum contrast
data byte $22_{\text {Hex }}$ for nominal contrast
data byte $0^{\text {Hex }}$ for minimum contrast

| $d_{c}$ | contrast below maximum | at 22 Hex | - | 5 | - | $d B$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | at $00_{\text {Hex }}$ | - | 22 | - | $d B$ |

## Brightness adjust

acts on internal RGB signals under $\mathrm{I}^{2} \mathrm{C}$-bus control,
sub-address $00_{\text {Hex }}$ (bit resolution $1.5 \%$ of maximum brightness);
data byte $3 \mathrm{~F}_{\text {Hex }}$ for maximum brightness
data byte ${ }^{26}$ Hex for nominal brightness
data byte $00_{\text {Hex }}$ for minimum brightness

| $\mathrm{d}_{\mathrm{br}}$ | black level shift of nominal signal <br> amplitude referred to cut-off <br> measurement level | at $3 \mathrm{~F}_{\text {Hex }}$ | - | 30 | - | $\%$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | at $00_{\text {Hex }}$ | - | -50 | - | $\%$ |  |

Video processor with automatic cut-off control

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| White potentiometers, under $\mathrm{I}^{2} \mathrm{C}$-bus control, <br> sub-addresses $04_{\mathrm{Hex}}$ (red), $05_{\mathrm{Hex}}$ (green) and $06_{\mathrm{Hex}}$ (blue); note 4 . data byte $3 \mathrm{~F}_{\text {Hex }}$ for maximum gain data byte $19^{1_{\text {Hex }}}$ for nominal gain data byte $00_{\text {Hex }}$ for minimum gain |  |  |  |  |  |  |
| $\Delta G_{v}$ | relative to nominal gain: increase of gain decrease of gain | at $3 \mathrm{~F}_{\text {Hex }}$ | - | 50 | - | \% |
|  |  | at $00_{\text {Hex }}$ | - | 50 | - | \% |
| RGB outputs pins 24, 22 and 20 (positive going output signals; peak drive limiter set $=3 \mathrm{~F}_{\text {Hex }}$ ); note 5 . |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{o} \text { (b-w) }}$ | nominal output signal amplitudes (black-to-white value) |  | - | 2 | - | V |
|  | maximum output signal amplitudes (black-to-white value) |  | 3.0 | - | - | V |
| $\Delta V_{0}$ | spread between RGB output signals |  | - | - | 10 | \% |
| $\mathrm{V}_{0}$ | minimum output voltages |  | - | - | 0.8 | V |
|  | maximum output voltages |  | 6.8 | - | - | V |
| $\mathrm{V}_{24,22,20}$ | voltage of cut-off measurement line = voltage during ultra-black | $\begin{aligned} & \text { BCOF = } 1 \\ & \text { (output clamping) } \end{aligned}$ | 2.3 | 2.5 | 2.7 | V |
| $\mathrm{l}_{\text {int }}$ | internal current sources |  | - | 5.0 | - | mA |
| $\mathrm{R}_{0}$ | output resistance |  | - | 20 | - | $\Omega$ |
| Frequency response |  |  |  |  |  |  |
| d | frequency response of $Y$ path (from pin 8 to pins 24, 22, 20) | $\mathrm{f}=10 \mathrm{MHz}$ | - | - | 3 | dB |
|  | frequency response of CD path (from pins 7 to 24 and 6 to 20) | $\mathrm{f}=8 \mathrm{MHz}$ | - | - | 3 | dB |
|  | frequency response of RGB ${ }_{1}$ path (from pins 10 to 24, 11 to 22 and 12 to 20) | $\mathrm{f}=10 \mathrm{MHz}$ | - | - | 3 | dB |
|  | frequency response of $\mathrm{RGB}_{2}$ path (from pins 2 to 24, 3 to 22 and 4 to 20) | $\mathrm{f}=10 \mathrm{MHz}$ | - | - | 3 | dB |
| Sandcastle pulse detector (control bit SC5 = 0) three level; notes 6 and 7 |  |  |  |  |  |  |
| $\mathrm{V}_{14}$ | required voltage range for H and V blanking pulses for H pulses (line count) for burst key pulses (clamping) |  | 2.0 | 2.5 | 3.0 | V |
|  |  |  | 4.0 | 4.5 | 5.0 | V |
|  |  |  | 7.6 | - | $\mathrm{V}_{\mathrm{P}}+5.8$ | V |

Video processor with automatic cut-off control

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Sandcastle pulse detector (control bit SC5 = 1) two level; notes 6 and 7 |  |  |  |  |  |  |
| $\mathrm{V}_{14}$ | required voltage range for H and V blanking pulses for burst key pulses |  | 2.0 | 2.5 | 3.0 | V |
|  |  |  | 4.0 | 4.5 | $\mathrm{V}_{\mathrm{P}}+5.8$ | V |
| Sandcastle pulse detector |  |  |  |  |  |  |
| $\mathrm{I}_{14}$ | output current | $\mathrm{V}_{14}=0 \mathrm{~V}$ | - | - | -100 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{d}}$ | leading edge delay of the clamping pulse |  | - | 1.5 | - | $\mu \mathrm{s}$ |
| VFB (note 7) |  |  |  |  |  |  |
| $\mathrm{V}_{18}$ | vertical flyback pulse | for LOW | - | - | 2.5 | V |
|  |  | for HIGH | 4.5 | - | - | V |
|  | internal voltage | pin 18 open-circuit; note 8 | - | 5.0 | - | V |
| $\mathrm{I}_{18}$ | input current |  | - | - | 5 | $\mu \mathrm{A}$ |
| Average beam current limiting (note 9) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{C}(15)}$ | contrast reduction starting voltage |  | - | 4.0 | - | V |
| $\Delta \mathrm{V}_{\mathrm{C}(15)}$ | voltage difference for full contrast reduction |  | - | -2.0 | - | V |
| $\mathrm{V}_{\text {br }(15)}$ | brightness reduction starting voltage |  | - | 2.5 | - | V |
| $\Delta \mathrm{V}_{\mathrm{br}(15)}$ | voltage difference for full brightness reduction |  | - | -1.6 | - | V |
| Peak drive limiting voltage (note 10) <br> internal peak drive limiting level $\left(\mathrm{V}_{\text {pdl }}\right)$ acts on RGB outputs $\mathrm{I}^{2} \mathrm{C}$-bus control, sub-address $0 \mathrm{~A}_{\mathrm{Hex}}$ |  |  |  |  |  |  |
| $\mathrm{V}_{\text {20/22/24 }}$ | level for minimum RGB outputs | at byte $00_{\text {Hex }}$ | - | - | 3.0 | V |
|  | level for maximum RGB outputs | at byte $3 \mathrm{~F}_{\text {Hex }}$ | 7.0 | - | - | V |
| $\mathrm{I}_{16}$ | charge current |  | - | -1 | - | $\mu \mathrm{A}$ |
|  | discharge current | during peak white | - | 5 | - | mA |
| $\mathrm{V}_{16}$ | internal voltage limitation |  | 4.5 | - | - | V |
| $\mathrm{V}_{\mathrm{c}(16)}$ | contrast reduction starting voltage |  | - | 4.0 | - | V |
| $\Delta \mathrm{V}_{\mathrm{C}(16)}$ | voltage difference for full contrast reduction |  | - | -2.0 | - | V |
| $\mathrm{V}_{\text {br(16) }}$ | brightness reduction starting voltage |  | - | 2.5 | - | V |
| $\Delta \mathrm{V}_{\mathrm{br}(16)}$ | voltage difference for full brightness reduction |  | - | -1.6 | - | V |

Video processor with automatic cut-off control

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Automatic cut-off control (notes 7, 11, 12 and 13) see Fig. 9 |  |  |  |  |  |  |
| $\mathrm{V}_{19}$ | external voltage |  | - | - | $V_{P}-1.4$ | V |
| $\mathrm{I}_{19}$ | output current |  | - | - | -60 | $\mu \mathrm{A}$ |
|  | input current |  | 150 | - | - | $\mu \mathrm{A}$ |
|  | additional input current | switch-on delay 1 | - | 0.5 | - | mA |
| $\mathrm{V}_{24,22,20}$ | monitor pulse amplitude (under $I^{2} \mathrm{C}$-bus control, sub-address $0 \mathrm{~A}_{\mathrm{Hex}}$ ) | switch-on delay 1 ; note 12 | - | $\mathrm{V}_{\text {pdl }}-1.0$ | - | V |
| $\mathrm{V}_{19}$ | voltage threshold for picture tube cathode warm-up | switch-on delay 1 | - | 4.5 | - | V |
|  | internally controlled voltage ( $\mathrm{V}_{\text {REF }}$ ) | during leakage measurement period | - | 2.7 | - | V |
| $\Delta \mathrm{V}_{19}$ | voltage difference between $\mathrm{V}_{\text {MEAS }}$ (cut-off measurement voltage) and $\mathrm{V}_{\text {REF }}$ |  | - | 1.0 | - | V |
| Cut-off storage |  |  |  |  |  |  |
| $\mathrm{I}_{21 / 23 / 25}$ | charge and discharge currents | during cut-off measurement lines | - | $\pm 0.3$ | - | mA |
|  | current | outside measurement | - | - | $\pm 0.1$ | $\mu \mathrm{A}$ |
| Leakage storage |  |  |  |  |  |  |
| $\mathrm{I}_{17}$ | charge and discharge currents | during leakage measurement period | - | $\pm 0.4$ | - | mA |
|  | current | outside measurement | - | - | $\pm 0.1$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{17}$ | threshold voltage for reset to switch-on state |  | - | 2.5 | - | V |
| Hue control (note 14) <br> under ${ }^{2} \mathrm{C}$-bus control, sub-address $03_{\mathrm{Hex}}$ data byte $3 \mathrm{~F}_{\mathrm{Hex}}$ for maximum voltage data byte ${ }^{20}$ Hex for nominal voltage data byte $00_{\text {Hex }}$ for minimum voltage |  |  |  |  |  |  |
| $\mathrm{V}_{26}$ | output voltage | at byte $3 \mathrm{~F}_{\text {Hex }}$ | 4.8 | - | - | V |
|  |  | at byte ${ }^{20}$ Hex | - | 3.0 | - | V |
|  |  | at byte $0^{\text {Hex }}$ | - | - | 1.2 | V |
| $\mathrm{l}_{\text {int }}$ | current of the internal current source at pin 26 |  | 500 | - | - | $\mu \mathrm{A}$ |

Video processor with automatic cut-off control

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}^{2} \mathrm{C}$-bus receiver clock SCL (pin 28) |  |  |  |  |  |  |
| $\mathrm{f}_{\text {SCL }}$ | input frequency range |  | 0 | - | 100 | kHz |
| VIL | LOW level input voltage |  | - | - | 1.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH level input voltage |  | 3.0 | - | 6.0 | V |
| $\mathrm{I}_{\text {IL }}$ | LOW level input current |  | - | - | -10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | HIGH level input current |  | - | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\mathrm{d}}$ | pulse delay time LOW |  | 4.7 | - | - | $\mu \mathrm{s}$ |
|  | pulse delay time HIGH |  | 4.0 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{r}}$ | rise time |  | - | - | 1.0 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{f}}$ | fall time |  | - | - | 0.3 | $\mu \mathrm{s}$ |
| $\mathrm{I}^{2} \mathrm{C}$-bus receiver data input/output SDA (pin 27) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW level input voltage |  | - | - | 1.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH level input voltage |  | 3.0 | - | 6.0 | V |
| $\mathrm{I}_{\mathrm{IL}}$ | LOW level input current |  | - | - | -10 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | HIGH level input current |  | - | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\mathrm{OL}}$ | LOW level output current |  | 3.0 | - | - | mA |
| $\mathrm{tr}_{\mathrm{r}}$ | rise time |  | - | - | 1.0 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{f}}$ | fall time |  | - | - | 0.3 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU; }}$ DAT | data set-up time |  | 0.25 | - | - | $\mu \mathrm{s}$ |

## Notes to the characteristics

1. The values of the $-(B-Y)$ and $-(R-Y)$ colour difference input signals are for a $75 \%$ colour-bar signal.
2. The pins are capacitively coupled to a low ohmic source, with a recommended maximum output impedance of $600 \Omega$.
3. PAL/SECAM signals are matrixed by the equation: $\mathrm{V}_{\mathrm{G}-\mathrm{Y}}=-0.51 \mathrm{~V}_{\mathrm{R}-\mathrm{Y}}-0.19 \mathrm{~V}_{\mathrm{B}-\mathrm{Y}}$ NTSC signals are matrixed by the equations (hue phase shift of -5 degrees):
$\mathrm{V}_{\mathrm{R}-\mathrm{Y}^{*}}=1.57 \mathrm{~V}_{\mathrm{R}-\mathrm{Y}}-0.41 \mathrm{~V}_{\mathrm{B}-\mathrm{Y}} ; \mathrm{V}_{\mathrm{G}-\mathrm{Y}^{*}}=-0.43 \mathrm{~V}_{\mathrm{R}-\mathrm{Y}}-0.11 \mathrm{~V}_{\mathrm{B}-\mathrm{Y}} ; \mathrm{V}_{\mathrm{B}-\mathrm{Y}^{*}}=\mathrm{V}_{\mathrm{B}-\mathrm{Y}}$ In the matrix equations: $\mathrm{V}_{\mathrm{R}-\mathrm{Y}}$ and $\mathrm{V}_{\mathrm{B}-\mathrm{Y}}$ are conventional PAL demodulation axes and amplitudes at the output of the NTSC demodulator. $\mathrm{V}_{\mathrm{G}-\mathrm{Y}^{*}, \mathrm{~V}_{\mathrm{R}-\mathrm{Y}^{*}} \text { and } \mathrm{V}_{\mathrm{B}-\mathrm{Y}^{*}} \text { are the NTSC-modified colour difference signals; this is equivalent to }}$ the following demodulator axes and amplification factors:

|  | NTSC | PAL |
| :--- | :--- | :--- |
| $(\mathrm{B}-\mathrm{Y})^{*}$ demodulator axis | $0^{\circ}$ | $0^{\circ}$ |
| $(\mathrm{R}-\mathrm{Y})^{\star}$ demodulator axis | $115^{\circ}$ | $90^{\circ}$ |
| $(\mathrm{R}-\mathrm{Y})^{*}$ amplification factor | 1.97 | 1.14 |
| $(\mathrm{~B}-\mathrm{Y})^{*}$ amplification factor | 2.03 | 2.03 |

$$
\mathrm{V}_{\mathrm{G}-\mathrm{Y}^{*}}=-0.27 \mathrm{~V}_{\mathrm{R}-\mathrm{Y}^{*}}-0.22 \mathrm{~V}_{\mathrm{B}-\mathrm{Y}^{*}} .
$$

4. The white potentiometers affect the amplitudes of the RGB output signals.
5. The RGB outputs at pins 24,22 and 20 are emitter followers with current sources.

Video processor with automatic cut-off control
6. Sandcastle pulses are compared with internal threshold voltages independent of $\mathrm{V}_{\mathrm{P}}$. The threshold voltages separate the components of the sandcastle pulse. The particular component is generated when the voltage on pin 14 exceeds the defined internal threshold voltage. The internal threshold voltages (control bit SC5 = 0) are:
1.5 V for horizontal and vertical blanking pulses ( H and V blanking pulses),
3.5 V for horizontal pulses,
6.5 V for the burst key pulse.

The internal threshold voltages, control bit SC5 $=1$, are:
1.5 V for horizontal and vertical blanking pulses,
3.5 V for the burst key pulse.
7. Vertical signal blanking is determined by the vertical component of the sandcastle pulse. The leakage and the RGB cut-off measurement lines are positioned in the first four complete lines after the end of the vertical component. In this case, the RGB output signals are blanked until the end of the last measurement line; see Fig 9(a). If an extra vertical flyback pulse VFB is applied to pin 18, the four measurement lines start in the first complete line after the end of the VFB pulse; see Fig 9(b). In this case, the output signals are blanked either until the end of the last measurement line or until the end of the vertical component of the sandcastle pulse, according to which occurs last.
8. If no VFB pulse is applied, pin 18 can be left open-circuit or connected to $\mathrm{V}_{\mathrm{p}}$. If pin 18 is always LOW neither automatic cut-off control nor output clamping can happen.
9. Average beam current limiting reduces the contrast, at minimum contrast it reduces the brightness.
10. Peak drive limiting reduces the RGB outputs by reducing the contrast, at minimum contrast it reduces the brightness. The maximum RGB outputs are determined via the $I^{2} \mathrm{C}$-bus under sub-address $0 \mathrm{~A}_{\text {Hex. }}$. When an RGB output exceeds the maximum voltage, peak drive limiting is delayed by one horizontal line.
11. During leakage current measurement, the RGB channels are blanked to ultra-black level. During cut-off measurement one channel is set to the measurement pulse level, the other channels are blanked to ultra-black. Since the brightness adjust shifts the colour signal relative to the black level, the brightness adjust is disabled during the vertical blanking interval (see Fig. 8 and Fig.9).
12. During picture cathode warm-up (first switch-on delay) the RGB outputs (pins 24, 22 and 20) are blanked to the ultra-black level during line scan. During the vertical blanking interval a white-level monitor pulse is fed out on the RGB outputs and the cathode currents are measured. When the voltage threshold on pin 19 is greater than 4.5 V , the monitor pulse is switched off and cut-off control is activated (second switch-on delay). As soon as cut-off control stabilizes, RGB output blanking is removed.
13. The cut-off measurement level range at the RGB outputs is 1 to 5 V . The recommended value is 3 V .
14. The hue control output at pin 26 is an emitter follower with current source.

## Video processor with automatic cut-off control

TDA4685

(1) Insert link BR1 if average beam current limiting is not applied.

Fig. 7 Test and application circuit.

Video processor with automatic cut-off control


Fig. 8 Cut-off measurement pulse.


Video processor with automatic cut-off control

TDA4685

## PACKAGE OUTLINE

DIP28: plastic dual in-line package; 28 leads ( 600 mil)
SOT117-1


DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | $\underset{\max .}{A}$ | $\mathrm{A}_{1}$ min. | $\mathrm{A}_{2}$ max. | b | $\mathrm{b}_{1}$ | c | $D^{(1)}$ | $E^{(1)}$ | e | $\mathrm{e}_{1}$ | L | $\mathrm{M}_{\mathrm{E}}$ | $\mathbf{M}_{\mathrm{H}}$ | w | $\mathrm{Z}^{(1)}{ }^{(1)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 5.1 | 0.51 | 4.0 | $\begin{aligned} & 1.7 \\ & 1.3 \end{aligned}$ | $\begin{aligned} & 0.53 \\ & 0.38 \end{aligned}$ | $\begin{aligned} & 0.32 \\ & 0.23 \end{aligned}$ | $\begin{aligned} & 36.0 \\ & 35.0 \end{aligned}$ | $\begin{aligned} & 14.1 \\ & 13.7 \end{aligned}$ | 2.54 | 15.24 | $\begin{aligned} & 3.9 \\ & 3.4 \end{aligned}$ | $\begin{aligned} & 15.80 \\ & 15.24 \end{aligned}$ | $\begin{aligned} & 17.15 \\ & 15.90 \end{aligned}$ | 0.25 | 1.7 |
| inches | 0.20 | 0.020 | 0.16 | $\begin{aligned} & 0.066 \\ & 0.051 \end{aligned}$ | $\begin{aligned} & 0.020 \\ & 0.014 \end{aligned}$ | $\begin{aligned} & 0.013 \\ & 0.009 \end{aligned}$ | $\begin{aligned} & 1.41 \\ & 1.34 \end{aligned}$ | $\begin{aligned} & 0.56 \\ & 0.54 \end{aligned}$ | 0.10 | 0.60 | $\begin{aligned} & 0.15 \\ & 0.13 \end{aligned}$ | $\begin{aligned} & 0.62 \\ & 0.60 \end{aligned}$ | $\begin{aligned} & 0.68 \\ & 0.63 \end{aligned}$ | 0.01 | 0.067 |

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |
| SOT117-1 | 051G05 | MO-015AH |  | $\square$ - | $\begin{aligned} & 92-11-17 \\ & 95-01-14 \end{aligned}$ |

Video processor with automatic cut-off control

## SOLDERING

## Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398652 90011).

## Soldering by dipping or by wave

The maximum permissible temperature of the solder is $260^{\circ} \mathrm{C}$; solder at this temperature must not be in contact
with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ( $\mathrm{T}_{\mathrm{stg} \max }$ ). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

## Repairing soldered joints

Apply a low voltage soldering iron (less than 24 V ) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than $300^{\circ} \mathrm{C}$ it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and $400^{\circ} \mathrm{C}$, contact may be up to 5 seconds.

## DEFINITIONS

## Data sheet status

| Objective specification | This data sheet contains target or goal specifications for product development. |
| :--- | :--- |
| Preliminary specification | This data sheet contains preliminary data; supplementary data may be published later. |
| Product specification | This data sheet contains final product specifications. |


| Product specification | This data sheet contains final product specifications. |
| :--- | :--- |

## Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

## Application information

Where application information is given, it is advisory and does not form part of the specification.

## LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

## PURCHASE OF PHILIPS I²C COMPONENTS

Purchase of Philips ${ }^{2} \mathrm{C}$ components conveys a license under the Philips' ${ }^{2} \mathrm{C}$ patent to use the components in the $\mathrm{I}^{2} \mathrm{C}$ system provided the system conforms to the $\mathrm{I}^{2} \mathrm{C}$ specification defined by Philips. This specification can be ordered using the code 939839340011.

