
INTEGRATED CIRCUITS



Product specification Supersedes data of August 1993 File under Integrated Circuits, IC02 1996 Dec 11



TDA4672

Picture Signal Improvement (PSI) circuit with enhanced peaking function

FEATURES

- Luminance signal delay from 20 ns to 1100 ns (minimum step 45 ns)
- Selectable luminance signal peaking with symmetrical overshoots
- Selectable 2.6 or 5 MHz peaking centre frequency and degree of peaking from –6 dB to +9 dB in 16 steps of 1 dB each
- Selectable noise reduction by coring
- Selectable 5 or 12 V sandcastle input voltage
- All controls selected via the l²C-bus
- Timing pulse generation for clamping and delay time control synchronized by sandcastle pulse
- Automatic luminance signal delay correction using a control loop
- Luminance input signal clamping with coupling capacitor
- 4.5 to +8.8 V supply voltage
- Minimum of external components.

QUICK REFERENCE DATA



GENERAL DESCRIPTION


The TDA4672 delays the luminance signal. The luminance signal can also be improved by peaking and noise reduction (coring).

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _P	supply voltage (pin 1)	4.5	5	8.8	V
I _{P(tot)}	total supply current	26	37	46	mA
t _{d(Y)}	Y signal delay time	20	-	1130	ns
V _{i(Y)(p-p)}	composite Y input signal (peak-to-peak value, pin 16)	_	450	640	mV
G _Y	voltage gain of Y channel	_	-1	-	dB
T _{amb}	operating ambient temperature	0	-	70	°C

ORDERING INFORMATION


TYPE		PACKAGE	
NUMBER NAME		DESCRIPTION	VERSION
TDA4672	DIP18	plastic dual in-line package; 18 leads (300 mil)	SOT102-1

BLOCK DIAGRAM



PINNING

SYMBOL	PIN	DESCRIPTION	
VP	1	positive supply voltage	
C _{DL}	2	capacitor of delay time control	
V _{i(R - Y)}	3	±(R – Y) colour-difference input signal; note 1	
V _{o(R - Y)}	4	±(R – Y) colour-difference output signal; note 1	
n.c.	5	not connected	
V _{o(B-Y)}	6	\pm (B – Y) colour-difference output signal; note 2	
V _{i(B-Y)}	7	±(B – Y) colour-difference input signal; note 2	
GND2	8	ground 2 (0 V)	
SDA	9	I ² C-bus serial data input/output	
SCL	10	I ² C-bus serial clock input	
C _{COR}	11	coring capacitor	
V _{oY}	12	delayed luminance output signal	
C _{CLP1}	13	black level clamping capacitor 1	
C _{CLP2}	14	black level clamping capacitor 2	
C _{ref}	15	capacitor of reference voltage	
V _{iY}	16	luminance input signal	
SAND	17	sandcastle pulse input	
GND1	18	ground 1 (0 V)	



Notes

- 1. Pin 3 is connected directly to pin 4.
- 2. Pin 7 is connected directly to pin 6.

FUNCTIONAL DESCRIPTION

The TDA4672 contains luminance signal processing. The luminance signal section comprises a variable, integrated luminance delay line with luminance signal peaking and noise reduction by coring.

All functions and parameters are controlled via the I²C-bus.

Y-signal path

The video and blanking signal is AC-coupled to the input pin 16. Its black porch is clamped to a DC reference voltage to ensure the correct operating range of the luminance delay stage.

The luminance delay line consists of all-pass filter sections with delay times of 45, 90, 100, 180 and 450 ns (see Fig.1). The luminance signal delay is controlled via the l²C-bus in steps of 45 ns in the range of 20 to 1100 ns, this ensures that the maximum delay difference between the luminance and colour-difference signals is ± 22.5 ns.

An automatic luminance delay time adjustment in an internal control loop (with the horizontal frequency as a reference) is used to correct changes in the delay time, due to component tolerances. The control loop is automatically enabled between the burst key pulses of lines 16 (330) and 17 (331) during the vertical blanking interval. The control voltage is stored in the capacitor C_{DL} connected to pin 2.

The peaking section uses a transversal filter circuit with selectable centre frequencies of 2.6 and 5.0 MHz.

It provides selectable degrees of peaking from –6 to +9 dB and noise reduction by coring, which attenuates the high-frequency noise introduced by peaking.

The output buffer stage ensures a low-ohmic Video Blanking Synchronization (VBS) output signal on pin 12 (<160 Ω). The gain of the luminance signal path from pin 16 to pin 12 is unity.

An oscillation signal of the delay time control loop is present on output pin 12 instead of the VBS signal. It is present during the vertical blanking interval of the burst key pulses in lines 16 (330) to 18 (332). This sync should not be applied for synchronization.

Colour-difference signal paths

The colour-difference input signals (on pins 3 and 7) are connected directly to the output pins.

This is for compatibility with other Philips Semiconductors PSI-circuits.

TDA4672

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134). GND1 and GND2 are connected together.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _P	supply voltage (pin 1)		0	8.8	V
VI	input voltage (pins 2 to 7 and pins 11 to 16)		-0.1	VP	V
V _{9,10}	input voltage at pins 9 and 10		-0.1	+8.8	V
V ₁₇	input voltage at pin 17		-0.1	+12	V
I ₈₋₁₈	current between pins 8 and 18		-	±20	mA
I ₃₋₄	current between pins 3 and 4		-	±4	mA
I ₆₋₇	current between pins 6 and 7		-	±4	mA
P _{tot}	total power dissipation		0	0.97	W
T _{stg}	storage temperature		-25	+150	°C
T _{amb}	operating ambient temperature		0	70	°C
V _{ESD}	electrostatic handling	note 1			
	for pin 17		-	+250	V
			-	-500	V
	for other pins		-	±500	V

Note

1. Equivalent to discharging a 200 pF capacitor through a 0 Ω series resistor.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
R _{th j-a}	thermal resistance from junction to ambient in free air	82	K/W

CHARACTERISTICS

 $V_P = 5 V$; nominal video amplitude $V_{VB} = 315 \text{ mV}$; $t_H = 64 \mu s$; $t_{BK} = 4 \mu s$ (burst key); $T_{amb} = 25 \text{ °C}$ and measurements taken in Fig.4; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _P	supply voltage (pin 1)		4.5	5	8.8	V
I _{P(tot)}	total supply current		26	37	46	mA
Y-signal pat	h				·	
V _{i(Y)(p-p)}	VBS input signal on pin 16 (peak-to-peak value)		-	450	640	mV
V ₁₆	black level clamping voltage		-	3.1	-	V
I ₁₆	input current	during clamping	±95	_	±190	μA
		outside clamping	-	-	±0.1	μA
R ₁₆	input resistance	outside clamping	5	-	_	MΩ
C ₁₆	input capacitance		-	3	10	pF
t _{d(Y)(max)}	maximum Y delay time	set via I ² C-bus	1070	1100	1130	ns
t _{d(Y)(min)}	minimum Y delay time	set via I ² C-bus	-	20	_	ns

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$\Delta t_{d(Y)}$	minimum delay step	set via I ² C-bus	40	45	50	ns
	group delay time difference	f = 0.5 to 5 MHz; maximum delay	-	0	±25	ns
t _{d(peak)}	minimum delay time for peaking		185	215	245	ns
G _Y	VBS signal gain measured on output pin 12 (composite signal, peak-to-peak value)	V_{12}/V_{16} ; f = 500 kHz; maximum delay	-2	-1	0	dB
I ₁₂	output current (emitter-follower	source current	-1	-	_	mA
	with constant current source)	sink current	0.4	—	-	mA
R ₁₂	output resistance		_	_	160	Ω
f	frequency response for	maximum delay				
		f = 0.5 to 3 MHz	-2	-1	0	dB
		f = 0.5 to 5 MHz	-4	-3	-1	dB
LIN	signal linearity for	$\alpha_{min}/\alpha_{max}$; note 1				
	video contents of 315 mV (p-p)	V _{VBS} = 450 mV (p-p)	0.85	-	-	-
	video contents of 450 mV (p-p)	V _{VBS} = 640 mV (p-p)	0.60	-	_	_
Luminance	peaking, selected via I ² C-bus					
f _{peak}	peaking frequency	f _{C1} ; LCF-bit = 0	4.5	5	5.5	MHz
		f _{C2} ; LCF-bit = 1	2.3	2.6	2.9	MHz
V _{peak}	peaking amplitude for grade of peaking (f _C amplitude over 0.5 MHz amplitude)	Y delay = 215 ns; peaking delay only				
	selectable values					
	from		-	-6	_	dB
	to		-	+9	_	dB
	each step		-	1	_	dB
	no limitation of peaking		-	-	_	%
V _{n(rms)}	noise voltage on pin 12 (RMS value)	without peaking; f = 0 to 5 MHz	-	-	1	mV
COR	coring of peaking (coring part referred to 315 mV)	COR-bit = 1	-	20	-	%

TDA4672

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Sandcastle	pulse, input voltage selectable vi	a l ² C-bus		- !		
V ₁₇	input voltage threshold for H and V sync	SC5-bit = 0 (+12 V)	1.1	1.5	1.9	V
	input voltage threshold for burst	SC5-bit = 0 (+12 V)	5.5	6.5	7.5	V
	input voltage threshold for H and V sync	SC5-bit = 1 (+5 V)	1.1	1.5	1.9	V
	input voltage threshold for burst	SC5-bit = 1 (+5 V)	3.0	3.5	4.0	V
R ₁₇	input resistance	+12 V input level	30	40	50	kΩ
		+5 V input level	15	20	25	kΩ
C ₁₇	input capacitance		-	4	8	pF
t _{BK}	burst key pulse width		3.0	4.0	4.6	μs
t _d	leading edge delay for clamping pulse	referenced to t _{BK}	-	1	-	μs
n _p	number of required burst key pulses vertical blanking interval	note 2	4	-	31	-
I ² C-bus cor	ntrol, SDA and SCL		·	·		
V _{IH}	HIGH level input voltage on pins 9 and 10		3	-	5	V
V _{IL}	LOW level input voltage on pins 9 and 10		0	-	1.5	V
I _{9,10}	input current on pins 9 and 10		_	-	±10	μA
V _{o(ACK)}	output voltage at acknowledge on pin 9	$I_{o(ACK)} = 3 \text{ mA}$	-	-	0.4	V
I _{o(ACK)}	output current at acknowledge on pin 9	sink current	3	-	-	mA

Notes

1. α_{min} : minimum differential voltage gain of the luminance video signal;

 α_{max} : maximum differential voltage gain of the luminance video signal.

2. A number of more than 31 burst key pulses repeats the counter cycle of delay time control.

I²C-BUS FORMAT

		S ⁽¹⁾	SLAVE ADDRESS ⁽²⁾	ACK ⁽³⁾	SUBADDRESS ⁽⁴⁾	ACK ⁽³⁾	DATA ⁽⁵⁾	P ⁽⁶⁾
--	--	------------------	------------------------------	--------------------	---------------------------	--------------------	---------------------	------------------

Notes

- 1. S = START condition.
- 2. SLAVE ADDRESS = 1000 100X.
- 3. ACK = acknowledge, generated by the slave.
- 4. SUBADDRESS = subaddress byte, see Table 1.
- 5. DATA = data byte, see Table 1.
- 6. P = STOP condition.
- 7. X = read/write control bit.

X = 0, order to write (the circuit is slave receiver).

X = 1, order to read (the circuit is slave transmitter).

If more than 1 byte of DATA is transmitted, then auto-increment of the subaddress is performed.

Table 1I²C-bus transmission; see Table 2

FUNCTION	SUBADDRESS				DA	TA			
FUNCTION	SUBADDRESS	D7	D6	D5	D4	D3	D2	D1	D0
Y delay/SC	00010000	0	SC5	0	DL4	DL3	DL2	DL1	DL0
Peaking and coring	00010001	COR	PEAK	LCF	0	PCON3	PCON2	PCON1	PCON0

DATA **FUNCTION** LOGIC 1 LOGIC 0 DL0 set delay in luminance channel 45 ns 0 ns DL1 90 ns 0 ns DL2 180 ns 0 ns DL3 180 ns 0 ns DL4 450 ns 0 ns SC5 select sandcastle pulse voltage +5 V +12 V LCF set peaking frequency response 2.6 MHz 5.0 MHz PEAK active (190 ns) set peaking delay inactive COR set coring control active inactive **PCONx** set peaking amplification see Table 3

Table 2 Function of the bits

Table 3 Peaking amplification

PCON3	PCON2	PCON1	PCON0	GRADE OF PEAKING (dB)
1	1	1	1	-6
1	1	1	0	-5
1	1	0	1	-4
1	1	0	0	-3
1	0	1	1	-2
1	0	1	0	-1
1	0	0	1	0
1	0	0	0	+1
0	1	1	1	+2
0	1	1	0	+3
0	1	0	1	+4
0	1	0	0	+5
0	0	1	1	+6
0	0	1	0	+7
0	0	0	1	+8
0	0	0	0	+9

Remarks to the subaddress bytes


Subaddresses 00H to 0FH are reserved for colour decoders and RGB processors.

Subaddresses 10 and 11 only are acknowledged.

General call address is not acknowledged.

Power-on reset: D7 to D1 bits of data bytes are set to logic 0, D0 bit is set to logic 1.

INTERNAL CIRCUITRY




TDA4672

Product specification

TDA4672


TEST AND APPLICATION INFORMATION





PACKAGE OUTLINE

DIP18: plastic dual in-line package; 18 leads (300 mil)



Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT102-1					93-10-14 95-01-23

TDA4672

SOT102-1

TDA4672

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011).

Soldering by dipping or by wave

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature (T_{stg max}). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

Repairing soldered joints

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

PURCHASE OF PHILIPS I²C COMPONENTS



Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.