

IF 1-Chip Processor (Video IF and Mono FM Sound IF)

Description

The TDA4462 is an almost alignment-free 1-chip video/sound IF concept for TV-IF signal processing. The circuit processes all video IF signals with negative modulation

and FM sound IF signals (mono FM intercarrier sound). With 5 V supply voltage, the TDA4462 is suitable for TV, VCR and multimedia applications.

Features

- 5 V supply voltage; low power consumption
- Minimum number of external components
- Active carrier generation by FPLL principle (frequency-phase-locked-loop) for true synchronous demodulation
- Very linear video demodulation, excellent pulse response and good intermodulation figures
- VCO circuit is operating on picture carrier frequency
- Alignment-free AFC without external reference circuit
- VIF-AGC with peak sync detection
- Tuner AGC with adjustable take-over point
- Completely alignment-free PLL demodulator for FM-intercarrier sound IF signals (mono)
- Full SCART interface for video and audio signals
- Volume control by dc voltage

Ordering Information

Extended Type Number	Package	Remarks
TDA4462-BSD	SDIP28	
TDA4462-BFLG3	SO28	Delivery in taped form

Block Diagram




Figure 1. Block diagram

Circuit Description

Vision IF Amplifier

The video IF signal (VIF) is fed through a SAW filter to the differential input (Pin 5-6) of the VIF amplifier. This amplifier consists of three ac-coupled amplifier stages. Each differential amplifier is gain controlled by the automatic gain control (VIF-AGC). The output signal of the VIF amplifier is applied to the FPLL carrier generation and the video demodulator.

Tuner-and VIF-AGC

At Pin 2, the VIF-AGC charges/discharges the AGC capacitor to generate a control voltage for setting the gain of VIF amplifier and tuner in order to keep the demodulated video output signal (Pin 16) at a constant level. Therefore, the sync level of the demodulated video signal is the criterion for a fast charge/discharge of the AGC capacitor. The AGC control voltage at Pin 2 is transferred to an internal control signal and is fed to the tuner AGC to generate the tuner AGC current on Pin 4 (open collector output). The take-over point of the tuner AGC can be adjusted at Pin 1 by a potentiometer or an external dc voltage (from interface circuit or microprocessor).

FPLL, VCO and AFC

The FPLL circuit (frequency-phase-locked loop) consists of a frequency- and a phase detector to generate control voltage for the VCO tuning. In locked mode, the VCO is controlled by the phase detector and in unlocked mode the frequency detector is superimposed. The VCO operates with an external resonance circuit (L and C parallel) and is controlled by internal varicaps. The VCO control voltage at Pin 27 (loop filter) is also converted to a current and represents the AFC output signal at Pin 20.

A practicable VCO alignment of the external coil is the adjustment to zero AFC output current at Pin 20. At center frequency the AFC output current is equal to zero. The optional potentiometer at Pin 26 allows an offset compensation of the VCO phase for improved sound quality (fine adjustment). Without a potentiometer (open circuit at Pin 26), this offset compensation is not active.

The oscillator signal passes a phase shifter and supplies the in-phase signal (0°) and the quadrature signal (90°) of the generated picture carrier.

AFC Switch

The AFC output signal at Pin 20 can be controlled by a switching voltage at Pin 22. It is possible to switch off the AFC.

Video Demodulation and Amplifier

The video IF signal, which is applied from the gain-controlled IF amplifier, is multiplied with the in-phase component of the VCO signal. The video demodulator is designed for low distortion and large bandwidth. The demodulator output signal passes an integrated low-pass filter for attenuation of the residual vision carrier and is fed to the video amplifier. The video amplifier is realized by an operational amplifier with internal feedback and 8 MHz bandwidth. An additional noise clipping is provided. The video signal is fed to VIF-AGC and to the video output buffer. This amplifier offers easy adaptation of the sound trap and sound filter. For nominal video IF modulation, the video output signal at Pin 16 is 1.5 V (peak-to-peak value).

Sound IF Limiter Amplifier

The intercarrier signal coming from the sound filter is fed to a 7-stage limiter amplifier. This guarantees high input sensitivity and excellent AM suppression.

PLL-FM Demodulator

The alignment-free "Phase-Locked-Loop" (PLL) FM demodulator covers a wide frequency range of 4.5 MHz up to 6.5 MHz with excellent noise performance. The linear voltage-to-frequency characteristic results in low harmonic distortion. The free-running frequency of the internal VCO circuit is about 5.5 MHz.

Audio Amplifier, De-emphasis and Mute Switch

The demodulated FM signal is buffered to Pin 7 via de-emphasis filter. The de-emphasis low-pass filter consists of an internal 5-k Ω series resistor and an external capacitor at Pin 13. FM muting is possible by switching Pin 11 to ground.

SCART-Video Processing

A complete SCART interface is included. The video SCART switch has two inputs (for signals from video demodulator and SCART socket) and two outputs (SCART socket and main video output). The video demodulator output signal (Pin 16: 1.5 V_{pp}) and the sound trap video input (Pin 17: 1 V_{pp}) are connected by a dc-coupled sound trap. A 6-dB amplifier applies the video signal permanently to the SCART output (Pin 14: 2 V_{pp}). The ac-coupled SCART input signal (Pin 12: 1 V_{pp}) is clamped internally and fed to the video switch. The selected video signal passes a 6-dB buffer amplifier with low output resistance. For nominal signal conditions, the video output signal at Pin 15 is 2 V_{pp} (peak-to-peak value).

SCART-Audio Processing

The audio SCART switch has inputs for the demodulated AF signal and the external AF signal from SCART socket. The demodulated AF signal is permanently available at Pin 7. The selected AF signal is fed to volume control.

SCART Control Switch

The common selector switch for video and audio signals is controlled by a DC voltage at Pin 18. In "RF-mode", the demodulated signals are selected. For the selection of video/audio signals supplied via SCART socket, "VCR mode" has to be switched on.

Internal Voltage Stabilizer

The internal bandgap reference ensures constant performance independent of supply voltage and temperature.

Adronic Components GmbH

Pin Description




Figure 2. Pinning

Pin	Symbol	Function
1	V_{top}	Tuner AGC – take over point
2	C_{AGC}	VIF-AGC (time constant)
3	GND	Ground
4	I_{tun}	Tuner AGC output current
5, 6	$V_{i,VIF}$	VIF input (symmetrical)
7	$v_{o,AF}$	Audio output – SCART
8	$v_{i,AF}$	Audio input – SCART
9	V_{vol}	Volume control
10	$v_{o,AF}$	Audio output
11	C_{dec}	Decoupling capacitor and mute switch
12	$v_{i,vid}$	Video input – SCART
13	C_{dem}	De-emphasis capacitor
14	$v_{o,vid}$	Video output – SCART
15	$v_{o,vid}$	Video output
16	$V_{o,vid}$	Video demodulator output
17	$V_{i,vid}$	Video input – sound trap
18	V_{sw}	Mode selection SCART switch
19	GND	Ground
20	V_{AFC}	AFC output
21	$v_{i,SIF}$	FM sound IF input
22	V_{sw}	AFC control switch
23, 24	V_{vco}	VCO circuit (FPLL)
25	V_s	Supply voltage
26	R_{comp}	Offset compensation
27	LF	Loop filter
28	C_{ref}	Internal reference voltage

Absolute Maximum Ratings

Reference point Pin 3 (19), unless otherwise specified

Parameters	Symbol	Value	Unit
Supply voltage SDIP28 package Pin 25 SO28 package	V_S	9.0 6.0	V V
Supply current Pin 25	I_S	80	mA
Power dissipation $V_S = 9\text{ V}$ $V_S = 6\text{ V}$	P	720 480	mW mW
Output currents Pins 10, 14, 15 and 16	I_{out}	5	mA
External voltages Pins 1, 2, 5, 6, 7, 8, 10, 11, 12, 13, 14, 15, 16, 17, 18, 21, 26, 28 23, 24, 27 4 9, 20, 22	V_{ext}	+ 4.5 + 3.5 + 13.5 V_S	V V V V
Junction temperature	T_j	+125	°C
Storage temperature	T_{stg}	-25 to +125	°C
Electrostatic handling *) all Pins	V_{ESD}	± 200	V

*) equivalent to the discharge of a 200-pF capacitor via a 0-Ω resistor

Operating Range

Parameters	Symbol	Value	Unit
Supply voltage range SDIP28 package Pin 25 SO28 package	V_S	4.5 to 9.0 4.5 to 6.0	V V
Ambient temperature	T_{amb}	0 to +70	°C

Thermal Resistance

Parameters	Symbol	Value	Unit
Junction ambient when soldered to PCB SDIP28 package SO28 package	R_{thJA}	55 75	K/W K/W

Electrical Characteristics

$V_s = +5\text{ V}$, $T_{\text{amb}} = +25^\circ\text{C}$; reference point Pin 3 (19), unless otherwise specified

Parameters	Test Conditions / Pins	Symbol	Min.	Typ.	Max.	Unit
DC supply Pin 25						
Supply voltage SDIP28 package SO28 package		V_S	4.5 4.5	5.0 5.0	9.0 6.0	V V
Supply current		I_S	65	73	80	mA
VIF input Pin 5–6						
Input sensitivity, RMS value	For FPLL locked	$v_{i,\text{VIF}}$		80	120	μV_{RMS}
Input resistance	See note 1, page 10	R_{in}		1.2		k Ω
Input capacitance	See note 1, page 10	C_{in}		2		pF
IF AGC Pin 2						
IF gain control range		G_V	60	65		dB
AGC capacitor		C_{AGC}		2.2		μF
Tuner AGC Pins 1 and 4 (see note 2, page 10)						
Available tuner-AGC current		I_{tun}	1	2	4	mA
Permissible output voltage		V_{tun}	0.3		13.5	V
IF slip – tuner AGC	Current I_{tun} : 10% to 90%	ΔG_{IF}		8	10	dB
IF input signal for minimum take-over point	$R_{\text{top}} = 10\text{ k}\Omega$ ($V_{\text{top}} = 4.5\text{ V}$)	v_{in}			4	mV
IF input signal for maximum take-over point	$R_{\text{top}} = 0$ ($V_{\text{top}} = 0.8\text{ V}$)	v_{in}	40			mV
Variation of the take-over point by temperature	$\Delta T_{\text{amb}} = 55^\circ\text{C}$ VIF-AGC: $G_V = 46\text{ dB}$	Δv_{in}		2	3	dB
FPLL and VCO Pins 23, 24, 26 and 27 (see note 3, page 10)						
Max. oscillator frequency	For carrier generation	f_{vco}	60			MHz
Vision carrier capture range	$f_{\text{vco}} = 38.9\text{ MHz}$ $C_{\text{vco}} = 6.8\text{ pF}$	Δf_{cap}	± 1.5	± 2		MHz
Oscillator drift (free-running) as a function of temperature	See note 4, page 10 $\Delta T_{\text{amb}} = 55^\circ\text{C}$, $C_{\text{vco}} = 6.8\text{ pF}$, $f_{\text{vco}} = 38.9\text{ MHz}$	$\Delta f/\Delta T$			-0.3	%
Video demodulator output Pin 16						
Output current -source	DC and AC	$\pm I_{\text{out}}$	4		5	mA
-sink	DC and AC		2		3	mA
Output resistance	See note 1, page 10	R_{out}			100	Ω
Video output signal	Peak-to-peak value	$v_{o,\text{vid}}$	1,26	1,4	1,54	V_{pp}
Sync level		V_{sync}		1.8		V
Zero carrier level (ultra-white level)	AGC voltage $V_2 = 3\text{ V}$	V_{DC}		3.3		V
Supply-voltage influence on the ultra-white level		$\Delta V/V$		1		%/V
Video bandwidth (-3 dB)	$R_L \geq 1\text{ k}\Omega$, $C_L \leq 50\text{ pF}$	B	6	8		MHz

Parameters	Test Conditions / Pins	Symbol	Min.	Typ.	Max.	Unit
Video frequency response over the AGC range		ΔB			2.0	dB
Differential gain error		DG		2	5	%
Differential phase error		DP		2	5	deg
Intermodulation 1.07 MHz related to color carrier	Test signal unmodulated, with picture carrier: 0 dB color carrier: -6 dB sound carrier: -24 dB	α_{IM}	52			dB
Video signal to noise ratio	Weighted, CCIR-567	S/N	56	60		dB
Residual vision carrier fundamental wave 38.9 MHz and second harmonic 77.8 MHz		V_{res}		2	10	mV
Ripple rejection, Pin 25/ 16	See note 1, page 10	RR	35			dB
AFC output Pin 20						
Control slope		$\Delta I/\Delta f$		0.7		$\mu A/kHz$
Frequency drift by temperature	Related to the picture carrier frequency			0.25	0.6	%
Output voltage: upper limit lower limit		V_{AFC}	$V_s-0.6$		0.6	V V
Output current		I_{AFC}		± 0.2		mA
AFC switch Pin 22						
Control voltage: AFC "off" AFC "on"	See note 5, page 10	V_{sw}	0 2.0		0.8 V_s	V V
Switching current		I_{sw}		± 100		μA
Video input – sound trap: Pin 17						
Input resistance	See note 1, page 10	R_{in}		3		k Ω
Input capacitance	See note 1, page 10	C_{in}		2.0		pF
Internal dc bias voltage (clamping voltage)		V_{DC}		1.7		V
Video input signal (CVBS)	Peak-to-peak value	$v_{i,vid}$		1		V_{pp}
Video output – SCART Pin 14						
DC output voltage (Sync)		V_{DC}		1.25		V
Voltage gain, Pin 17, 14		G_v		6		dB
Video output signal (CVBS)	Peak-to-peak value $v_{in} = 1V_{pp}$ Pin 17	$v_{o,vid}$		2		V_{pp}
Video input – SCART Pin 12						
Input resistance	See note 1, page 10	R_{in}		25		k Ω
Input capacitance	See note 1, page 10	C_{in}		2.0		pF
Internal dc clamping voltage		V_{DC}		1.7		V
Video input signal	Peak-to-peak value	$v_{i,vid}$		1		V_{pp}

Parameters	Test Conditions / Pins	Symbol	Min.	Typ.	Max.	Unit
Video output Pin 15						
Output resistance		R_{out}			100	Ω
Output current - source - sink	DC and AC	I_{out}	4 2		5 3	mA mA
DC output voltage (Sync)		V_{DC}		1.25		V
Voltage gain: Pin 17 Pin 15 Pin 12 Pin 15		G_v		6 6		dB dB
Video output signal	Peak-to-peak value, $v_{in} = 1 V_{pp}$	v_{out}		2		V_{pp}
Video bandwidth (-3 dB)	R_L 1 k Ω , C_L 50 pF	B	8	10		MHz
Cross-talk attenuation	$f_{in} = 50 \text{ Hz} - 10 \text{ MHz}$	a		55		dB
FM sound IF input: Pin 21						
Input limiting voltage, RMS value	AF output signal at Pin 7: -3 dB	$v_{i,SIF}$			150	mV _{RMS}
DC input voltage		V_{DC}		1.7		V
Input resistance	See note 1, page 10	R_{in}		600	750	Ω
Input capacitance	See note 1, page 10	C_{in}		1.5		pF
FM - PLL						
Free-running frequency		f_{vco}		5.5		MHz
Oscillator drift (free running) as a function of temperature	$\Delta T = 55 \text{ }^\circ\text{C}$	Δf_{vco}		500		kHz
Oscillator shift (free running) as a function of supply voltage	$4.5 \text{ V} < V_s < 9.0 \text{ V}$	Δf_{vco}		200		kHz
Capture range of PLL		Δf_{cap}	± 1.4	± 1.9		MHz
Holding range of PLL		Δf_{hold}	± 2.0	± 3.0		MHz
Audio output Pin 10						
DC output voltage		V_{DC}		2.2		V
Output resistance		R_{out}		100		Ω
AC output peak current		i_{AC}			± 1.5	mA
DC output current		I_{DC}			-2.0	mA
AF output voltage, RMS value	$V_{in} = 10 \text{ mV}$, $f = 5.5 \text{ MHz}$, FM-dev. = 50 kHz, $f_{mod} = 1 \text{ kHz}$	$v_{o,AF}$		500		mV _{RMS}
Total harmonic distortion	$V_{in} = 10 \text{ mV}$, $f = 5.5 \text{ MHz}$, FM-dev. = 50 kHz, $f_{mod} = 1 \text{ kHz}$	THD		0.1	0.3	%

Parameters	Test Conditions / Pins	Symbol	Min.	Typ.	Max.	Unit
AM suppression	$V_{in} = 10 \text{ mV}$, $f = 5.5 \text{ MHz}$, $f_{mod} = 1 \text{ kHz}$, <u>reference signal:</u> FM-dev. = 50 kHz <u>test signal:</u> m = 30 %	a_{AM}	46	66		dB
Supply voltage ripple rejection	$V_{RR} < 200 \text{ mV}$, $f = 70 \text{ Hz}$	RR		20		dB
Audio output – SCART Pin 7						
DC output voltage		V_{DC}		2.3		V
AF output voltage		$v_{o,AF}$		500		mV _{RMS}
Output resistance		R_{out}		140		Ω
Audio input – SCART Pin 8						
Input resistance		R_{in}		50		k Ω
Internal dc bias voltage		V_{DC}		3.0		V
AF input signal		$v_{i,AF}$			750	mV
De-emphasis capacitor Pin 13						
Value of de-emphasis capacitor		C_{dem}		10		nF
Decoupling capacitor and mute switch Pin 11						
Value of decoupling capacitor		C_{dec}		2.2		μF
Control voltage for “mute off”	AF “on”, see note 6	V_{sw}	2.0		V_s	V
Control voltage for “mute on”	AF “off”	V_{sw}	0		0.8	V
Volume control Pin 9						
AF control range		ΔAF		80		dB
Control voltage -minimal volume -maximal volume		V_{ctl}	0	4	V_s	V V
Mode selection – SCART switch Pin 18						
Control voltage for: RF mode VCR mode	See note 7	V_{sw}	2.0 0		V_s 0.8	V V
Switching current		I_{sw}		± 100		μA

Notes:

- 1.) This parameter is given as an application information and not tested during production.
- 2.) An adjustment of the turn-over point (delayed tuner AGC) with external resistor R_{top} or external voltage V_{top} is possible.
- 3.) External resonance circuit of VCO: $f = 38.9 \text{ MHz}$, $C_{VCO} = 6.8 - 10 \text{ pF}$, coil L_{VCO} with unloaded Q factor $Q_0 \geq 55$, minimum oscillator voltage $V_{Pin24} = 40 \text{ mV}_{RMS}$
- 4.) The oscillator drift is related to the picture carrier frequency, with an external temperature-compensated LC circuit.
- 5.) Without control voltage at Pin 22, the “AFC on” mode is automatically selected.
- 6.) Without external control voltage at Pin 11, the mute function is not active.
- 7.) Without control voltage at Pin 18, the “RF-mode” is automatically switched on (demodulated signals are selected)




Figure 3. Test circuit




Figure 4. Basic application circuit

Internal Pin Configuration




Figure 5. Video IF input (Pins 5 and 6)




Figure 6. Take-over point - tuner AGC (Pin 1)




Figure 7. Time constant - VIF AGC (Pin 2)




Figure 8. Tuner AGC current output (Pin 4)




Figure 9. Audio output - SCART (Pin 7)




Figure 10. Audio input - SCART (Pin 8)




Figure 11. Volume control (Pin 9)




Figure 12. Audio output (Pin 10)




Figure 13. Decoupling capacitor (Pin 11) and mute switch




Figure 14. Video input – SCART (Pin 12)




Figure 15. De-emphasis (Pin 13)




Figure 16. Video output – SCART (Pin 14)




Figure 17. Video output (Pin 15)




Figure 18. Mode selection – SCART switch (Pin 18)




Figure 19. Video input – sound trap (Pin 17)




Figure 20. Video demodulator output (Pin 16)




Figure 21. FM sound IF input (Pin 21)




Figure 22. AFC output (Pin 20)




Figure 23. AFC control switch (Pin 22)




Figure 24. VCO circuit (Pin 23–24)




Figure 25. Offset compensation (Pin 26)




Figure 26. Loop filter (Pin 27)






Figure 27. Internal reference voltage (Pin 28)


Package Information


Package SDIP28-30

Dimensions in mm



Package	"L"		"X"
	min	max	
SDIP28	27.1	27.5	23.114
SDIP30	27.1	27.5	24.892








technical drawings
according to DIN
specifications

13028

Package SO28

Dimensions in mm




technical drawings
according to DIN
specifications

13033

Ozone Depleting Substances Policy Statement

It is the policy of **TEMIC TELEFUNKEN microelectronic GmbH** to

1. Meet all present and future national and international statutory requirements.
2. Regularly and continuously improve the performance of our products, processes, distribution and operating systems with respect to their impact on the health and safety of our employees and the public, as well as their impact on the environment.

It is particular concern to control or eliminate releases of those substances into the atmosphere which are known as ozone depleting substances (ODSs).

The Montreal Protocol (1987) and its London Amendments (1990) intend to severely restrict the use of ODSs and forbid their use within the next ten years. Various national and international initiatives are pressing for an earlier ban on these substances.

TEMIC TELEFUNKEN microelectronic GmbH semiconductor division has been able to use its policy of continuous improvements to eliminate the use of ODSs listed in the following documents.

1. Annex A, B and list of transitional substances of the Montreal Protocol and the London Amendments respectively
2. Class I and II ozone depleting substances in the Clean Air Act Amendments of 1990 by the Environmental Protection Agency (EPA) in the USA
3. Council Decision 88/540/EEC and 91/690/EEC Annex A, B and C (transitional substances) respectively.

TEMIC can certify that our semiconductors are not manufactured with ozone depleting substances and do not contain such substances.

We reserve the right to make changes to improve technical design and may do so without further notice.

Parameters can vary in different applications. All operating parameters must be validated for each customer application by the customer. Should the buyer use TEMIC products for any unintended or unauthorized application, the buyer shall indemnify TEMIC against all claims, costs, damages, and expenses, arising out of, directly or indirectly, any claim of personal damage, injury or death associated with such unintended or unauthorized use.

TEMIC TELEFUNKEN microelectronic GmbH, P.O.B. 3535, D-74025 Heilbronn, Germany
Telephone: 49 (0)7131 67 2831, Fax number: 49 (0)7131 67 2423