TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

# **TC74LCX16652AFT**


#### Low-Voltage 16-Bit Bus Transceiver/Register with 5-V Tolerant Inputs and Outputs

The TC74LCX16652AFT is a high-performance CMOS 16-bit bus transceiver/register. Designed for use in 3.3-V systems, it achieves high-speed operation while maintaining the CMOS low power dissipation.

This device is designed for low-voltage (3.3 V) VCC applications, but it could be used to interface to 5-V supply environment for both inputs and outputs.

This device is bus transceiver with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the internal registers.

All inputs are equipped with protection circuits against static discharge.



Weight: 0.25 g (typ.)

#### **Features**


- Low-voltage operation:  $V_{CC} = 2.0$  to 3.6 V
- High-speed operation:  $t_{pd} = 6.0 \text{ ns (max) (VCC} = 3.0 \text{ to } 3.6 \text{ V)}$
- Ouput current:  $|I_{OH}|/I_{OL} = 24 \text{ mA (min)} (V_{CC} = 3.0 \text{ V})$
- Latch-up performance: ±500 mA
- Package: TSSOP (thin shrink small outline package)
- Bidirectional interface between 5.0 V and 3.3 V signals
- Power-down protection provided on all inputs and outputs

Note 1: Do not apply a signal to any bus pins when it is in the output mode. Damage may result.

All floating (high impedance) bus pins must have their input levels fixed by means of pull-up or pull-down resistors.

## Pin Assignment (top view)

## **IEC Logic Symbol**



### **Truth Table**

Control Inputs							us	Function								
OEAB	OEBA	CAB	CBA	SAB	SBA	Α	В	Function								
		X*	X*	* X		Input	Input	The output functions of A and B busses are								
		X	X .	^	X	Z	Z	disabled.								
L	Н	_		Х	х х		х	Both A and B busses are used as inputs to the internal flip-flops. Data on the bus will be stored on the rising edge of the clock.								
						Input	Output									
		X*	X*	L	Х	L	L	The data on the A bus are displayed on the B bus.								
						Н	Н									
		<b></b>	V*			L	L	The data on the A bus are displayed on the								
н	Н		X*	L	X	Н	Н	B bus, and are stored into the A storage flip-flops on the rising edge of CAB.								
		X*	X*	Н	Х	Х	Qn	The data in the A storage flop-flops are displayed on the B bus.								
		_				L	L	The data on the A bus are stored into the A								
		<u></u>	X*	* H		Н	Н	storage flip-flops on the rising edge of CAB, and the stored data propagate directly onto the B bus.								
				* X L		Output	Input									
		X*	X*			L	L	The data on the B bus are displayed on the A bus.								
						Н	Н									
		X*	<b>←</b>	X	L	L	L	The data on the B bus are displayed on the A bus, and are stored into the B storage								
L	L	^*		^		н	н	flip-flops on the rising edge of CBA.								
		X*	X*	Х	Н	Qn	х	The data in the B storage flip-flops are displayed on the A bus.								
		X*									<b>↑</b>			L	L	The data on the B bus are stored into the B
				X	Н	н	н	storage flip-flops on the rising edge of CBA, and the stored data propagate directly onto the A bus.								
			C	Output	Output											
н	L	X*	X*	н	н	Qn	Qn	The data in the A storage flop-flops are displayed on the B bus, and the data in the B storage flop-flops are displayed on the A.								

X: Don't care


Z: High impedance


Qn: The data stored into the internal flip-flops by most recent low to high transition of the clock inputs.

\*: The clocks are not internally gated with either OEAB or OEBA .

Therefore, data on the A and/or B busses may be clocked into the storage flip-flops at any time.


## **System Diagram**







# **Timing Chart**





### **Maximum Ratings**

Characteristics	Symbol	Rating	Unit
Power supply voltage	V <sub>CC</sub>	-0.5 to 7.0	V
DC input voltage (CAB, CBA, SAB, SBA, OEAB, OEBA)	V <sub>IN</sub>	-0.5 to 7.0	V
		-0.5 to 7.0 (Note 2)	
DC bus I/O voltage	V <sub>I/O</sub>	-0.5 to V <sub>CC</sub> + 0.5	V
		(Note 3)	
Input diode current	I <sub>IK</sub>	-50	mA
Output diode current	lok	±50 (Note 4)	mA
DC output current	lout	±50	mA
Power dissipation	$P_{D}$	400	mW
DC V <sub>CC</sub> /ground current	I <sub>CC</sub> /I <sub>GND</sub>	±100	mA
Storage temperature	T <sub>stg</sub>	-65 to 150	°C

Note 2: Output in OFF state

Note 3: High or low state. I<sub>OUT</sub> absolute maximum rating must be observed.

Note 4:  $V_{OUT} < GND, V_{OUT} > V_{CC}$ 

## **Recommended Operating Conditions**

Characteristics	Symbol	Rating	Unit
Power supply voltage	V	2.0 to 3.6	V
Fower supply voltage	V <sub>CC</sub>	1.5 to 3.6 (Note 5)	V
Input voltage (CAB, CBA, SAB, SBA, OEAB, OEBA)	V <sub>IN</sub>	0 to 5.5	٧
Bus I/O voltage	V <sub>I/O</sub>	0 to 5.5 (Note 6)	V
Bus I/O Voltage	V  /O	0 to V <sub>CC</sub> (Note 7)	V
Output current	1 /1	±24 (Note 8)	mΑ
Output current	I <sub>OH</sub> /I <sub>OL</sub>	±12 (Note 9)	ША
Operating temperature	T <sub>opr</sub>	-40 to 85	°C
Input rise and fall time	dt/dv	0 to 10 (Note 10)	ns/V

Note 5: Data retention only

Note 6: Output in OFF state

Note 7: High or low state

Note 8:  $V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$ 

Note 9:  $V_{CC} = 2.7 \text{ to } 3.0 \text{ V}$ 

Note 10:  $V_{IN} = 0.8$  to 2.0 V,  $V_{CC} = 3.0$  V



## **Electrical Characteristics**

## DC Characteristics ( $Ta = -40 \text{ to } 85^{\circ}\text{C}$ )

Characteristics		Symbol	Test Condition		V <sub>CC</sub> (V)	Min	Max	Unit
	H-level	V <sub>IH</sub>	_		2.7 to 3.6	2.0	_	.,
Input voltage	L-level	V <sub>IL</sub>	_		2.7 to 3.6	_	0.8	V
		V <sub>ОН</sub>		I <sub>OH</sub> = -100 μA	2.7 to 3.6	V <sub>CC</sub> - 0.2	_	V
	H-level		V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -12 mA	2.7	2.2	_	
				I <sub>OH</sub> = -18 mA	3.0	2.4	_	
Output voltage				I <sub>OH</sub> = -24 mA	3.0	2.2	_	
	L-level V <sub>0</sub>	V	$V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OL} = 100  \mu A$	2.7 to 3.6	_	0.2	
				I <sub>OL</sub> = 12 mA	2.7	_	0.4	
		V <sub>OL</sub>		I <sub>OL</sub> = 16 mA	3.0	_	0.4	
				I <sub>OL</sub> = 24 mA	3.0	_	0.55	
Input leakage current		I <sub>IN</sub>	V <sub>IN</sub> = 0 to 5.5 V	•	2.7 to 3.6	_	±5.0	μА
3-state output OFF state current		loz	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = 0 \text{ to } 5.5 \text{ V}$		2.7 to 3.6	_	±5.0	μА
Power-off leakage current		l <sub>OFF</sub>	V <sub>IN</sub> /V <sub>OUT</sub> = 5.5 V		0	_	10.0	μА
Quiescent supply current			V <sub>IN</sub> = V <sub>CC</sub> or GND		2.7 to 3.6	_	20.0	
		Icc	$V_{IN}/V_{OUT} = 3.6 \text{ to } 5.5$	/ <sub>IN</sub> /V <sub>OUT</sub> = 3.6 to 5.5 V		_	±20.0	μΑ
Increase in Icc per input		Δl <sub>CC</sub>	$V_{IH} = V_{CC} - 0.6 V$		2.7 to 3.6	_	500	

#### AC Characteristics ( $Ta = -40 \text{ to } 85^{\circ}\text{C}$ )

Characteristics	Symbol	Test Condition			Max	Unit
G. Maraotonio	Cyzc.	. set condition	V <sub>CC</sub> (V)	Min	WICK	Onne
Maximum clock frequency	f <sub>max</sub>	Figure 1, Figure 2	2.7			MHz
Maximum clock frequency	max	riguio 1, riguio 2	$3.3 \pm 0.3$	170		
Propagation delay time	t <sub>pLH</sub>	Figure 1, Figure 2	2.7		6.6	ns
(An, Bn-Bn, An)	t <sub>pHL</sub>	rigure 1, rigure 2	$3.3 \pm 0.3$	1.5	6.0	115
Propagation delay time	t <sub>pLH</sub>	Figure 1, Figure 5	2.7	_	8.3	no
(CAB, CBA-Bn, An)	t <sub>pHL</sub>	Figure 1, Figure 5	$3.3\pm0.3$	1.5	7.5	ns
Propagation delay time	t <sub>pLH</sub>	Figure 1 Figure 2	2.7	_	8.3	ns
(SAB, SBA-Bn, An)	t <sub>pHL</sub>	Figure 1, Figure 2	$3.3 \pm 0.3$	1.5	7.5	115
Output enable time	t <sub>pZL</sub>	Figure 1, Figure 3, Figure 4	2.7	_	8.3	- ns
(OEAB, OEBA -An, Bn)	tpzH		$3.3 \pm 0.3$	1.5	7.5	
Output disable time	t <sub>pLZ</sub>	Figure 4 Figure 2 Figure 4	2.7	_	8.3	
(OEAB, OEBA -An, Bn)	t <sub>pHZ</sub>	Figure 1, Figure 3, Figure 4	$3.3 \pm 0.3$	1.5	7.5	ns
Minimum nula a width	t <sub>W</sub> (H)	Figure 1, Figure 5	2.7	4.0	_	- ns
Minimum pulse width	t <sub>W</sub> (L)		$3.3 \pm 0.3$	3.0	_	
Minimum setup time		Figure 4 Figure 5	2.7	2.5	_	no
Willimum Setup time	t <sub>S</sub>	Figure 1, Figure 5	$3.3 \pm 0.3$	2.5	_	ns
Minimum hold time		Figure 1, Figure 5	2.7	1.5	_	ns
	t <sub>h</sub>	Trigule 1, rigule 3	$3.3 \pm 0.3$	1.5	_	115
Output to output alcow	t <sub>osLH</sub>	(Note 44)	2.7	_	_	- ns
Output to output skew	t <sub>osHL</sub>	(Note 11)	$3.3\pm0.3$	_	1.0	

Note 11: Parameter guaranteed by design.  $(t_{OSLH} = |t_{DLHm} - t_{DLHn}|, t_{OSHL} = |t_{DHLm} - t_{DHLn}|)$ 

## Dynamic Switching Characteristics

(Ta = 25°C, input:  $t_f = t_f = 2.5$  ns,  $C_L = 50$  pF,  $R_L = 500$  Ω)

Characteristics	Symbol	Test Condition	V <sub>CC</sub> (V)	Тур.	Unit
Quiet output maximum dynamic V <sub>OL</sub>	V <sub>OLP</sub>	$V_{IH} = 3.3 \text{ V}, V_{IL} = 0 \text{ V}$ (Note 13)	3.3	0.8	٧
Quiet output minimum dynamic V <sub>OL</sub>	V <sub>OLV</sub>	$V_{IH} = 3.3 \text{ V}, V_{IL} = 0 \text{ V}$ (Note 13)	3.3	0.8	V

Note 12: Characterized with 15 outputs switching from high-to-low or low-to-high. The remaining output is measured in the low state.

#### **Capacitive Characteristics (Ta = 25°C)**

Characteristics	Symbol	Test Condition	V <sub>CC</sub> (V)	Тур.	Unit
Input capacitance	C <sub>IN</sub>	CAB, CBA, SAB, SBA, OEAB, OEBA	3.3	7	pF
Bus input capacitance	C <sub>I/O</sub>	An, Bn	3.3	8	pF
Power dissipation capacitance	C <sub>PD</sub>	f <sub>IN</sub> = 10 MHz (Note 1	3) 3.3	25	pF


Note 13: CpD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

8

Average operating current can be obtained by the equation:

 $I_{CC \text{ (opr)}} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/16 \text{ (per bit)}$ 

#### **AC Test Circuit**



Parameter	Switch		
t <sub>pLH</sub> , t <sub>pHL</sub>	Open		
t <sub>pLZ</sub> , t <sub>pZL</sub>	6.0 V		
t <sub>pHZ</sub> , t <sub>pZH</sub>	GND		
t <sub>w</sub> , t <sub>s</sub> , t <sub>h</sub> , f <sub>max</sub>	Open		

Figure 1

#### **AC Waveform**




Figure 2 t<sub>pLH</sub>, t<sub>pHL</sub>




Figure 3  $t_{pLZ}, t_{pHZ}, t_{pZL}, t_{pZH}$ 




Figure 4 t<sub>pLZ</sub>, t<sub>pHZ</sub>, t<sub>pZL</sub>, t<sub>pZH</sub>






Figure 5  $t_{pLH}$ ,  $t_{pHL}$ ,  $t_w$ ,  $t_s$ ,  $t_h$ 

## **Package Dimensions**





Weight: 0.25 g (typ.)

#### RESTRICTIONS ON PRODUCT USE

000707EBA

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
  In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No
  responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other
  rights of the third parties which may result from its use. No license is granted by implication or otherwise under
  any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.