

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC74LCX16646AFT


Low-Voltage 16-Bit Bus Transceiver/Register with 5-V Tolerant Inputs and Outputs

The TC74LCX16646AFT is a high-performance CMOS 16-bit bus transceiver/register. Designed for use in 3.3-V systems, it achieves high-speed operation while maintaining the CMOS low power dissipation.

The device is designed for low-voltage (3.3 V) VCC applications, but it could be used to interface to 5-V supply environment for both inputs and outputs.

This device is bus transceiver with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the internal registers.

All inputs are equipped with protection circuits against static discharge.



Weight: 0.25 g (typ.)


Features

- Low-voltage operation: $V_{CC} = 2.0$ to 3.6 V
- High-speed operation: $t_{pd} = 6.0$ ns (max) ($V_{CC} = 3.0$ to 3.6 V)
- Output current: $|I_{OH}|/I_{OL} = 24$ mA (min) ($V_{CC} = 3.0$ V)
- Latch-up performance: ± 500 mA
- Package: TSSOP (thin shrink small outline package)
- Bidirectional interface between 5.0 V and 3.3 V signals
- Power-down protection provided on all inputs and outputs


Note 1: Do not apply a signal to any bus pins when it is in the output mode. Damage may result.

All floating (high impedance) bus pins must have their input levels fixed by means of pull-up or pull-down resistors.











Pin Assignment (top view)



IEC Logic Symbol



Truth Table

| Control Inputs | | | | | | Bus | | Function |
|---|-----|---|---|-----|-----|--------|--|--|
| \overline{OE} | DIR | CAB | CBA | SAB | SBA | A | B | |
| H | X | X* | X* | X | X | Input | Input | The output functions of A and B busses are disabled. |
| | | Z | Z | | | Z | Z | |
| H | X |  |  | X | X | X | X | Both A and B busses are used as inputs to the internal flip-flops. Data on the bus will be stored on the rising edge of the clock. |
| | | X* | X* | L | X | Input | Output | The data on the A bus are displayed on the B bus. |
| L | H | X* | X* | L | X | L | L | |
| | | X* | X* | L | X | H | H | |
| | |  | X* | L | X | L | L | The data on the A bus are displayed on the B bus, and are stored into the A storage flip-flops on the rising edge of CAB. |
| | |  | X* | L | X | H | H | |
| X* | X* | H | X | X | Qn | | The data in the A storage flop-flops are displayed on the B bus. | |
|  | X* | H | X | L | L | L | The data on the A bus are stored into the A storage flip-flops on the rising edge of CAB, and the stored data propagate directly onto the B bus. | |
|  | X* | H | X | L | L | L | | |
| L | L | X* | X* | X | L | Output | Input | The data on the B bus are displayed on the A bus. |
| | | X* | X* | X | L | L | L | |
| | | X* | X* | X | L | H | H | |
| | | X* |  | X | L | L | L | The data on the B bus are displayed on the A bus, and are stored into the B storage flip-flops on the rising edge of CBA. |
| | | X* |  | X | L | H | H | |
| | | X* | X* | X | H | Qn | X | The data in the B storage flip-flops are displayed on the A bus. |
| | | X* |  | X | H | L | L | The data on the B bus are stored into the B storage flip-flops on the rising edge of CBA, and the stored data propagate directly onto the A bus. |
| | | X* |  | X | H | H | H | |

X: Don't care


Z: High impedance

Qn: The data stored into the internal flip-flops by most recent low to high transition of the clock inputs.


*: The clocks are not internally with either \overline{OE} or DIR.

Therefore, data on the A and/or B busses may be clocked into the storage flip-flops at any time.

System Diagram



Timing Chart



Maximum Ratings

| Characteristics | Symbol | Rating | Unit |
|---|------------------|------------------------------------|-------------|
| Power supply voltage | V_{CC} | -0.5 to 7.0 | V |
| DC input voltage (DIR, \overline{OE} , CAB, CBA, SAB, SBA) | V_{IN} | -0.5 to 7.0 | V |
| DC bus I/O voltage | $V_{I/O}$ | -0.5 to 7.0 (Note 2) | V |
| | | -0.5 to $V_{CC} + 0.5$ (Note 3) | |
| Input diode current | I_{IK} | -50 | mA |
| Output diode current | I_{OK} | ± 50 (Note 4) | mA |
| DC output current | I_{OUT} | ± 50 | mA |
| Power dissipation | P_D | 400 | mW |
| DC V_{CC} /ground current | I_{CC}/I_{GND} | ± 100 | mA |
| Storage temperature | T_{stg} | -65 to 150 | $^{\circ}C$ |

Note 2: Output in OFF state

Note 3: High or low state. I_{OUT} absolute maximum rating must be observed.

Note 4: $V_{OUT} < GND$, $V_{OUT} > V_{CC}$

Recommended Operating Conditions

| Characteristics | Symbol | Rating | Unit |
|--|-----------------|------------------------|-------------|
| Power supply voltage | V_{CC} | 2.0 to 3.6 | V |
| | | 1.5 to 3.6 (Note 5) | |
| Input voltage (DIR, \overline{OE} , CAB, CBA, SAB, SBA) | V_{IN} | 0 to 5.5 | V |
| Bus I/O voltage | $V_{I/O}$ | 0 to 5.5 (Note 6) | V |
| | | 0 to V_{CC} (Note 7) | |
| Output current | I_{OH}/I_{OL} | ± 24 (Note 8) | mA |
| | | ± 12 (Note 9) | |
| Operating temperature | T_{opr} | -40 to 85 | $^{\circ}C$ |
| Input rise and fall time | dt/dv | 0 to 10 (Note 10) | ns/V |

Note 5: Data retention only

Note 6: Output in OFF state

Note 7: High or low state

Note 8: $V_{CC} = 3.0$ to 3.6 V

Note 9: $V_{CC} = 2.7$ to 3.0 V

Note 10: $V_{IN} = 0.8$ to 2.0 V, $V_{CC} = 3.0$ V

Electrical Characteristics

DC Characteristics (Ta = -40 to 85°C)

| Characteristics | | Symbol | Test Condition | | V _{CC} (V) | Min | Max | Unit |
|---------------------------------------|---------|------------------|---|---------------------------|---------------------|-----------------------|-------|------|
| | | | | | | | | |
| Input voltage | H-level | V _{IH} | — | | 2.7 to 3.6 | 2.0 | — | V |
| | L-level | V _{IL} | — | | 2.7 to 3.6 | — | 0.8 | |
| Output voltage | H-level | V _{OH} | V _{IN} = V _{IH} or V _{IL} | I _{OH} = -100 μA | 2.7 to 3.6 | V _{CC} - 0.2 | — | V |
| | | | | I _{OH} = -12 mA | 2.7 | 2.2 | — | |
| | | | | I _{OH} = -18 mA | 3.0 | 2.4 | — | |
| | | | | I _{OH} = -24 mA | 3.0 | 2.2 | — | |
| | L-level | V _{OL} | V _{IN} = V _{IH} or V _{IL} | I _{OL} = 100 μA | 2.7 to 3.6 | — | 0.2 | |
| | | | | I _{OL} = 12 mA | 2.7 | — | 0.4 | |
| | | | | I _{OL} = 16 mA | 3.0 | — | 0.4 | |
| | | | | I _{OL} = 24 mA | 3.0 | — | 0.55 | |
| Input leakage current | | I _{IN} | V _{IN} = 0 to 5.5 V | | 2.7 to 3.6 | — | ±5.0 | μA |
| 3-state output OFF state current | | I _{OZ} | V _{IN} = V _{IH} or V _{IL} V _{OUT} = 0 to 5.5 V | | 2.7 to 3.6 | — | ±5.0 | μA |
| Power-off leakage current | | I _{OFF} | V _{IN} /V _{OUT} = 5.5 V | | 0 | — | 10.0 | μA |
| Quiescent supply current | | I _{CC} | V _{IN} = V _{CC} or GND | | 2.7 to 3.6 | — | 20.0 | μA |
| | | | V _{IN} /V _{OUT} = 3.6 to 5.5 V | | 2.7 to 3.6 | — | ±20.0 | |
| Increase in I _{CC} per input | | ΔI _{CC} | V _{IH} = V _{CC} - 0.6 V | | 2.7 to 3.6 | — | 500 | |

AC Characteristics (Ta = -40 to 85°C)

| Characteristics | Symbol | Test Condition | V _{CC} (V) | Min | Max | Unit |
|--|--|------------------------------|---------------------|-----|-----|------|
| | | | | | | |
| Maximum clock frequency | f _{max} | Figure 1, Figure 2 | 2.7 | — | — | MHz |
| | | | 3.3 ± 0.3 | 170 | — | |
| Propagation delay time (An, Bn-Bn, An) | t _{pLH} t _{pHL} | Figure 1, Figure 2 | 2.7 | — | 6.6 | ns |
| | | | 3.3 ± 0.3 | 1.5 | 6.0 | |
| Propagation delay time (CAB, CBA-Bn, An) | t _{pLH} t _{pHL} | Figure 1, Figure 5 | 2.7 | — | 8.3 | ns |
| | | | 3.3 ± 0.3 | 1.5 | 7.5 | |
| Propagation delay time (SAB, SBA-Bn, An) | t _{pLH} t _{pHL} | Figure 1, Figure 2 | 2.7 | — | 8.3 | ns |
| | | | 3.3 ± 0.3 | 1.5 | 7.5 | |
| Output enable time (\overline{OE} , DIR-An, Bn) | t _{pZL} t _{pZH} | Figure 1, Figure 3, Figure 4 | 2.7 | — | 8.3 | ns |
| | | | 3.3 ± 0.3 | 1.5 | 7.5 | |
| Output disable time (\overline{OE} , DIR-An, Bn) | t _{pLZ} t _{pHZ} | Figure 1, Figure 3, Figure 4 | 2.7 | — | 8.3 | ns |
| | | | 3.3 ± 0.3 | 1.5 | 7.5 | |
| Minimum pulse width | t _W (H) t _W (L) | Figure 1, Figure 5 | 2.7 | 4.0 | — | ns |
| | | | 3.3 ± 0.3 | 3.0 | — | |
| Minimum setup time | t _s | Figure 1, Figure 5 | 2.7 | 2.5 | — | ns |
| | | | 3.3 ± 0.3 | 2.5 | — | |
| Minimum hold time | t _h | Figure 1, Figure 5 | 2.7 | 1.5 | — | ns |
| | | | 3.3 ± 0.3 | 1.5 | — | |
| Output to output skew | t _{osLH} t _{osHL} | (Note 11) | 2.7 | — | — | ns |
| | | | 3.3 ± 0.3 | — | 1.0 | |

Note 11: Parameter guaranteed by design.

$$(t_{osLH} = |t_{pLHm} - t_{pLHn}|, t_{osHL} = |t_{pHLm} - t_{pHLn}|)$$

Dynamic Switching Characteristics

(Ta = 25°C, input: t_r = t_f = 2.5 ns, C_L = 50 pF, R_L = 500 Ω)

| Characteristics | Symbol | Test Condition | V _{CC} (V) | Typ. | Unit |
|--|------------------|--|---------------------|------|------|
| | | | | | |
| Quiet output maximum dynamic V _{OL} | V _{OLP} | V _{IH} = 3.3 V, V _{IL} = 0 V | 3.3 | 0.8 | V |
| Quiet output minimum dynamic V _{OL} | V _{OLV} | V _{IH} = 3.3 V, V _{IL} = 0 V | 3.3 | 0.8 | V |

Capacitive Characteristics (Ta = 25°C)


| Characteristics | Symbol | Test Condition | V _{CC} (V) | Typ. | Unit |
|-------------------------------|------------------|---|---------------------|------|------|
| | | | | | |
| Input capacitance | C _{IN} | DIR, \overline{OE} , CAB, CBA, SAB, SBA | 3.3 | 7 | pF |
| Bus input capacitance | C _{I/O} | An, Bn | 3.3 | 8 | pF |
| Power dissipation capacitance | C _{PD} | f _{IN} = 10 MHz (Note 12) | 3.3 | 25 | pF |

Note 12: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/16 \text{ (per bit)}$$

AC Test Circuit



| Parameter | Switch |
|--------------------------|--------|
| t_{pLH}, t_{pHL} | Open |
| t_{pLZ}, t_{pZL} | 6.0 V |
| t_{pHZ}, t_{pZH} | GND |
| t_w, t_s, t_h, f_{max} | Open |

Figure 1

AC Waveform




Figure 2 t_{pLH}, t_{pHL}




Figure 3 $t_{pLZ}, t_{pHZ}, t_{pZL}, t_{pZH}$




Figure 4 t_{pLZ} , t_{pHZ} , t_{pZL} , t_{pZH}






Figure 5 t_{pLH} , t_{pHL} , t_w , t_s , t_h

Package Dimensions

TSSOP56-P-0061-0.50

Unit : mm



Weight: 0.25 g (typ.)

RESTRICTIONS ON PRODUCT USE

000707EBA

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.