#### TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

#### 524,288-WORD BY 8-BIT CMOS STATIC RAM

#### **DESCRIPTION**

The TC55VZM208AJJI/AFTI is a 4,194,304-bit high-speed static random access memory (SRAM) organized as 524,288 words by 8 bits. Fabricated using CMOS technology and advanced circuit techniques to provide high speed, it operates from a single 3.3 V power supply. Chip enable  $(\overline{CE})$  can be used to place the device in a low-power mode, and output enable  $(\overline{OE})$  provides fast memory access. This device is well suited to cache memory applications where high-speed access and high-speed storage are required. All inputs and outputs are directly LVTTL compatible. The TC55VZM208AJJI/AFTI is available in plastic 36-pin SOJ and 44-pin TSOP with 400mil width for high density surface assembly. The TC55VZM208AJJI/AFTI guarantees  $-40^{\circ}$  to 85°C operating temperature so it is suitable for use in wide operating temperature system.

#### **FEATURES**

- Fast access time (the following are maximum values)
   TC55VZM208AJJI/AFTI08:8 ns
   TC55VZM208AJJI/AFTI10:10 ns
   TC55VZM208AJJI/AFTI12:12 ns
- Low-power dissipation (I<sub>DDO2</sub>) (the following are maximum values)

Cycle Time	8	10	12	ns
Operation (max)	140	130	120	mA

Standby:10 mA (both devices)

- Single power supply voltage of  $3.3~V \pm 0.3~V$
- Fully static operation
- Operating temperature range of -40° to 85°C
- All inputs and outputs are LVTTL compatible
- Output buffer control using  $\overline{OE}$
- Package:

SOJ36-P-400-1.27 (AJJI) (Weight: 1.35 g typ) TSOP II44-P-400-0.80 (AFTI) (Weight: 0.45 g typ)

### **PIN ASSIGNMENT** (TOP VIEW)

36 PIN SOJ 44 PIN TSOP

A17 □1  A3 □2  A2 □3  A1 □4  A0 □5  CE □6  I/O1 □7  I/O2 □8  V <sub>00</sub> □9  GND □10  I/O3 □11  I/O4 □12  WE □13  A16 □14  A15 □15  A14 □16	36 □ NC 35 □ A4 34 □ A5 33 □ A6 32 □ A7 31 □ OE 30 □ I/O8 29 □ I/O7 28 □ GND 27 □ VDD 26 □ I/O6 25 □ I/O5 24 □ A8 23 □ A9 22 □ A10 21 □ A11	NC	44 NC 43 NC 42 NC 41 A4 40 A5 39 A6 38 A7 37 37 OE 36 I/O7 34 GND 33 I/O5 30 A8 29 A9 28 A10 27 A11 26 A12 25 NU


(TC55VZM208AJJI) (TC55VZM208AFTI)

### **PIN NAMES**

A0 to A18	Address Inputs
I/O1 to I/O8	Data Inputs/Outputs
CE	Chip Enable Input
WE	Write Enable Input
ŌĒ	Output Enable Input
$V_{DD}$	Power (+3.3 V)
GND	Ground
NC	No Connection
NU	Not Usable (Input)



#### **BLOCK DIAGRAM**



## **MAXIMUM RATINGS**

SYMBOL	RATING	VALUE	UNIT
$V_{DD}$	Power Supply Voltage	-0.5 to 4.6	V
V <sub>IN</sub>	Input Terminal Voltage	−0.5* to 4.6	V
V <sub>I/O</sub>	Input/Output Terminal Voltage	-0.5* to V <sub>DD</sub> + 0.5**	V
$P_{D}$	Power Dissipation	1.4	W
T <sub>solder</sub>	Soldering Temperature (10s)	260	°C
T <sub>stg</sub>	Storage Temperature	-65 to 150	°C
T <sub>opr</sub>	Operating Temperature	-40 to 100	°C

<sup>\*: -1.5</sup> V with a pulse width of 20% of t<sub>RC</sub> min (4 ns max)

## **DC RECOMMENDED OPERATING CONDITIONS** (Ta = -40° to 85°C)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
$V_{DD}$	Power Supply Voltage	3.0	3.3	3.6	V
V <sub>IH</sub>	Input High Voltage	2.0	_	V <sub>DD</sub> + 0.3**	V
V <sub>IL</sub>	Input Low Voltage	-0.3*	_	0.8	V

<sup>\*:</sup> -1.0 V with a pulse width of 20% of  $t_{RC}$  min (4 ns max)

<sup>\*\*:</sup> V<sub>DD</sub> + 1.5 V with a pulse width of 20% of t<sub>RC</sub> min (4 ns max)

<sup>\*\*:</sup>  $V_{DD}$  + 1.0 V with a pulse width of 20% of  $t_{RC}$  min (4 ns max)



## $\underline{DC\ CHARACTERISTICS}$ (Ta = $-40^{\circ}$ to $85^{\circ}C,\ V_{DD}=3.3\ V\pm0.3\ V)$

SYMBOL	PARAMETER	TEST CONDITION		MIN	TYP	MAX	UNIT
I <sub>IL</sub>	Input Leakage Current (Except NU pin)	V <sub>IN</sub> = 0 to V <sub>DD</sub>		-1	_	1	μΑ
I <sub>LO</sub>	Output Leakage Current	$\overline{CE} = V_{IH} \text{ or } \overline{WE} = V_{IL} \text{ or } \overline{OE} = V_{IH},$ $V_{OUT} = 0 \text{ to } V_{DD}$		-1	_	1	μΑ
I <sub>I (NU)</sub>	Input Leakage Current (NU pin)	V <sub>IN</sub> = 0 V		-1	_	1	μΑ
Vall	Output High Voltage	I <sub>OH</sub> = -2 mA		2.4			
VoH	Output High Voltage	$I_{OH} = -100 \mu\text{A}$	V <sub>DD</sub> – 0.2			V	
V -	Output Low Voltage	I <sub>OL</sub> = 2 mA		_		0.4	V
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 100 \mu A$	_	_	0.2		
		$\overline{CE} = V_{IL}, I_{OUT} = 0 \text{ mA},$	t <sub>cycle</sub> = 8 ns	_		170	
I <sub>DDO1</sub>		$\overline{OE} = V_{IH},$	t <sub>cycle</sub> = 10 ns	_		160	
	Operating Current	Other Input = $V_{IH}/V_{IL}$	t <sub>cycle</sub> = 12 ns	_		150	mA
	Operating Current	$\overline{CE} = 0.2 \text{ V, I}_{OUT} = 0 \text{ mA,}$	t <sub>cycle</sub> = 8 ns	_		140	IIIA
I <sub>DDO2</sub>		$\overline{OE} = V_{DD} - 0.2 V,$	t <sub>cycle</sub> = 10 ns	_		130	
		Other Input = $V_{DD} - 0.2 V/0.2 V$	t <sub>cycle</sub> = 12 ns	_	_	120	
I <sub>DDS1</sub>	Standby Current	CE = V <sub>IH</sub> , Other Input = V <sub>IH</sub> or V <sub>IL</sub>				65	mA
I <sub>DDS2</sub>	Standby Current	$\overline{\text{CE}} = V_{DD} - 0.2 \text{ V}$ , Other Input = $V_{DD}$ -	- 0.2 V or 0.2 V	_		10	IIIA

## **CAPACITANCE** (Ta = 25°C, f = 1.0 MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = GND	6	pF
C <sub>I/O</sub>	Input/Output Capacitance	V <sub>I/O</sub> = GND	8	pF

Note: This parameter is periodically sampled and is not 100% tested.

## **OPERATING MODE**

MODE	CE	ŌĒ	WE	I/O1 to I/O8	POWER
Read	L	L	Н	Output	I <sub>DDO</sub>
Write	L	*	L	Input	I <sub>DDO</sub>
Outputs Disable	L	Н	Н	High Impedance	I <sub>DDO</sub>
Standby	Н	*	*	High Impedance	I <sub>DDS</sub>

<sup>\* :</sup> Don't care

Note: The NU pin must be left unconnected or tied to GND.

You must not apply a voltage of more than 0.8 V to the NU.



# <u>AC CHARACTERISTICS</u> (Ta = $-40^{\circ}$ to $85^{\circ}$ C (See Note 1), $V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}$ )

## **READ CYCLE**

			TO	C55VZM2	08AJJI/AF	TI		
SYMBOL	PARAMETER	0	8	1	0	1	2	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>RC</sub>	Read Cycle Time	8	_	10	_	12	_	
t <sub>ACC</sub>	Address Access Time	_	8	_	10	_	12	
t <sub>CO</sub>	Chip Enable Access Time	_	8	_	10	_	12	
toE	Output Enable Access Time	_	4	_	5	_	6	
t <sub>OH</sub>	Output Data Hold Time from Address Change	3	_	3	_	3	_	ns
t <sub>COE</sub>	Output Enable Time from Chip Enable	3	_	3	_	3	_	
t <sub>OEE</sub>	Output Enable Time from Output Enable	0	_	0	_	0	_	
t <sub>COD</sub>	Output Disable Time from Chip Enable	_	4	_	5	_	6	
t <sub>ODO</sub>	Output Disable Time from Output Enable	_	4	_	5	_	6	


## WRITE CYCLE

		TC55VZM208AJJI/AFTI						
SYMBOL	PARAMETER	C	18	1	0	1	2	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>WC</sub>	Write Cycle Time	8	_	10	_	12	_	
t <sub>WP</sub>	Write Pulse Width	6	_	7	_	8	_	
t <sub>CW</sub>	Chip Enable to End of Write	6	_	7	_	8	_	
t <sub>AW</sub>	Address Valid to End of Write	6	_	7	_	8	_	
t <sub>AS</sub>	Address Setup Time	0	_	0	_	0	_	
t <sub>WR</sub>	Write Recovery Time	0	_	0	_	0	_	ns
t <sub>DS</sub>	Data Setup Time	4	_	5	_	6	_	
t <sub>DH</sub>	Data Hold Time	0	_	0	_	0	_	
t <sub>OEW</sub>	Output Enable Time from Write Enable	3	_	3	_	3	_	
t <sub>ODW</sub>	Output Disable Time from Write Enable	_	4	_	5	_	6	

## **AC TEST CONDITIONS**

PARAMETER	TEST CONDITION
Input Pulse Level	3.0 V/ 0.0 V
Input Pulse Rise and Fall Time	2 ns
Input Timing Measurement Reference Level	1.5 V
Output Timing Measurement Reference Level	1.5 V
Output Load	Fig.1


## Fig.1






## **TIMING DIAGRAMS**

# READ CYCLE (See Note 2)




## WRITE CYCLE 1 ( WE CONTROLLED) (See Note 5)






# WRITE CYCLE 2 (CE CONTROLLED) (See Note 5)




Note:

- (1) Operating temperature (Ta) is guaranteed for transverse air flow exceeding 400 linear feet per minute.
- (2) WE remains HIGH for the Read Cycle.
- (3) If  $\overline{\text{CE}}$  goes LOW coincident with or after  $\overline{\text{WE}}$  goes LOW, the outputs will remain at high impedance.
- (4) If  $\overline{\text{CE}}$  goes HIGH coincident with or before  $\overline{\text{WE}}$  goes HIGH, the outputs will remain at high impedance.
- (5) If  $\overline{OE}$  is HIGH during the write cycle, the outputs will remain at high impedance.
- (6) The parameters specified below are measured using the load shown in Fig.1.
  - (A) tooe, toee, toew ..... Output Enable Time
  - (B)  $t_{COD}$ ,  $t_{ODO}$ ,  $t_{ODW}$  ..... Output Disable Time






## **PACKAGE DIMENSIONS**



Weight: 1.35 g (typ)



## PACKAGE DIMENSIONS



Weight: 0.45 g (typ)

## RESTRICTIONS ON PRODUCT USE

000707EBA

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.