<u>TOSHIBA</u>

TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

524,288-WORD BY 8-BIT STATIC RAM

DESCRIPTION

The TC55VEM208ASTN is a 4,194,304-bit static random access memory (SRAM) organized as 524,288 words by 8 bits. Fabricated using Toshiba's CMOS Silicon gate process technology, this device operates from a single 2.3 to 3.6 V power supply. Advanced circuit technology provides both high speed and low power at an operating current of 3 mA/MHz (typ) and a minimum cycle time of 40 ns. It is automatically placed in low-power mode at 0.7 μ A standby current (typ) when chip enable (\overline{CE}) is asserted high. There are two control inputs. \overline{CE} is used to select the device and for data retention control, and output enable (\overline{OE}) provides fast memory access. This device is well suited to various microprocessor system applications where high speed, low power and battery backup are required. The TC55VEM208ASTN is available in a plastic 32-pin thin-small-outline package (TSOP).

FEATURES

- Low-power dissipation Operating: 9 mW/MHz (typical)
- Single power supply voltage of 2.3 to 3.6 V
- Power down features using \overline{CE}
- Data retention supply voltage of 1.5 to 3.6 V
- Direct TTL compatibility for all inputs and outputs
- Wide operating temperature range of -40° to 85°C
- Standby Current (maximum):

3.6 V	10 μA
3.0 V	5 μΑ

• Access	Times:
----------	--------


	TC55VEN	1208ASTN
	40	55
Access Time	40 ns	55 ns
CE Access Time	40 ns	55 ns
OE Access Time	25 ns	30 ns

Package: TSOP 32-P-0.50

(Weight:0.22 g typ)

PIN ASSIGNMENT (TOP VIEW)

32 PIN TSOP




PIN NAMES

A0~A18	Address Inputs
R/W	Read/Write Control
ŌĒ	Output Enable
CE	Chip Enable
I/O1~I/O8	Data Inputs/Outputs
V _{DD}	Power
GND	Ground

Pin No.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Pin Name	A11	A9	A8	A13	R/W	A17	A15	V_{DD}	A18	A16	A14	A12	A7	A6	A5	A4
Pin No.	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
Pin Name	A3	A2	A1	A0	I/O1	I/O2	I/O3	GND	I/O4	I/O5	I/O6	I/07	I/O8	CE	A10	ŌĒ

TOSHIBA

BLOCK DIAGRAM



OPERATING MODE

MODE	CE	OE	R/W	I/O1~I/O8	POWER
Read	L	L	Н	Output	I _{DDO}
Write	L	*	L	Input	I _{DDO}
Output Deselect	L	Н	Н	High-Z	I _{DDO}
Standby	Н	*	*	High-Z	I _{DDS}

* = don't care

H = logic high

L = logic low

MAXIMUM RATINGS

SYMBOL	RATING	VALUE	UNIT
V _{DD}	Power Supply Voltage	-0.3~4.2	V
V _{IN}	Input Voltage	-0.3*~4.2	V
V _{I/O}	Input/Output Voltage	-0.5~V _{DD} + 0.5	V
PD	Power Dissipation	0.6	W
T _{solder}	Soldering Temperature (10s)	260	°C
T _{stg}	Storage Temperature	-55~150	°C
T _{opr}	Operating Temperature	-40~85	°C

*: -2.0 V when measured at a pulse width of 20ns

DC RECOMMENDED OPERATING CONDITIONS (Ta = -40° to 85°C)

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{DD}	Power Supply Voltage	2.3	_	3.6	V	
Maria	Input High Voltage	V _{DD} = 2.3 V~2.7 V	2.0			V
VIH		V _{DD} = 2.7 V~3.6 V	2.2		V _{DD} + 0.3	v
VIL	Input Low Voltage		-0.3*	_	$V_{DD} imes 0.24$	V
V _{DH}	Data Retention Supply Voltage		1.5	—	3.6	V

*: -2.0 V when measured at a pulse width of 20ns

<u>DC CHARACTERISTICS</u> (Ta = -40° to 85°C, V_{DD} = 2.3 to 3.6 V)

SYMBOL	PARAMETER	TEST COND	ITION			MIN	TYP	MAX	UNIT
IIL	Input Leakage Current	$V_{IN} = 0 V \sim V_{DD}$				_	_	±1.0	μA
I _{OH}	Output High Current	$V_{OH} = V_{DD} - 0.5 V$				-0.5			mA
I _{OL}	Output Low Current	$V_{OL} = 0.4 V$				2.1	_	_	mA
I _{LO}	Output Leakage Current	$\overline{CE} = V_{IH} \text{ or } R/W = V_{IL} \text{ or } \overline{OE} = V_{I}$	$\overline{CE} = V_{IH} \text{ or } R/W = V_{IL} \text{ or } \overline{OE} = V_{IH}, V_{OUT} = 0 V \sim V_{DD}$					±1.0	μA
I _{DDO1}		$\overline{CE} = V_{IL}$ and R/W = V _{IH} , I _{OUT} = 0 mA,			MIN		—	35	mA
.0001	Operating Current	Other Input = V_{IH}/V_{IL}		4	1 μs	—	—	8	
	Operating Current	$\overline{CE} = 0.2 \text{ V} \text{ and } \text{R/W} = \text{V}_{\text{DD}} - 0.2 \text{ V},$ $I_{\text{OUT}} = 0 \text{ mA},$		t _{cycle}		MIN —	—	30	mA
UD02		Other Input = $V_{DD} - 0.2 \text{ V}/0.2 \text{ V}$	V _{DD} – 0.2 V/0.2 V 1 μs				—	3	
I _{DDS1}		$\overline{CE} = V_{IH}$				_		1	mA
			V _{DD} = 3.3V± 0.3 V	Ta = -4	40~85°C	_	_	10	
	Standby Current	$\overline{CE} = V_{DD} - 0.2 V$		Ta = 25°C		_	0.7	_	μA
5552			V _{DD} =3.0 V	Ta = -40~40°C		_	_	2	P
				Ta = -4	₩0~85°C	_	_	5	

CAPACITANCE (Ta = 25°C, f = 1 MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX	UNIT
C _{IN}	Input Capacitance	$V_{IN} = GND$	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = GND	10	pF

Note: This parameter is periodically sampled and is not 100% tested.

$\frac{AC\ CHARACTERISTICS\ AND\ OPERATING\ CONDITIONS}{(Ta=-40^{\circ}\ to\ 85^{\circ}C,\ V_{DD}=2.7\ to\ 3.6\ V)}$

READ CYCLE

SYMBOL	PARAMETER		0	5	5	UNIT
		MIN	MAX	MIN	MAX	
t _{RC}	Read Cycle Time	40	_	55		
t _{ACC}	Address Access Time	_	40	_	55	
t _{CO}	Chip Enable Access Time	_	40	_	55	
t _{OE}	Output Enable Access Time	_	25	_	30	
t _{COE}	Chip Enable Low to Output Active	5	_	5		ns
tOEE	Output Enable Low to Output Active	0	_	0	_	
t _{OD}	Chip Enable High to Output High-Z		20	_	25	
todo	Output Enable High to Output High-Z	_	20	_	25	
t _{OH}	Output Data Hold Time	10		10		

WRITE CYCLE

SYMBOL	PARAMETER		0	55		UNIT
		MIN	MAX	MIN	MAX	
t _{WC}	Write Cycle Time	40	_	55	—	
t _{WP}	Write Pulse Width	30	_	40	_	
t _{CW}	Chip Enable to End of Write	35	_	45	_	
t _{AS}	Address Setup Time	0	_	0	_	
t _{WR}	Write Recovery Time	0	_	0	_	ns
t _{ODW}	R/W Low to Output High-Z	_	20	_	25	
t _{OEW}	R/W High to Output Active	0	_	0	_	
t _{DS}	Data Setup Time	20		25		
t _{DH}	Data Hold Time	0		0		

Note: t_{OD}, t_{ODO} and t_{ODW} are specified in time when an output becomes high impedance, and are not judged depending on an output voltage level.

$\frac{AC\ CHARACTERISTICS\ AND\ OPERATING\ CONDITIONS}{(Ta=-40^{\circ}\ to\ 85^{\circ}C,\ V_{DD}=2.3\ to\ 3.6\ V)}$

READ CYCLE

SYMBOL	PARAMETER					
		40		55		UNIT
		MIN	MAX	MIN	MAX	
t _{RC}	Read Cycle Time	55	_	70	_	
tACC	Address Access Time	_	55	_	70	
tco	Chip Enable Access Time	_	55	_	70 35 — ns — 30	
t _{OE}	Output Enable Access Time	_	30	_		
t _{COE}	Chip Enable Low to Output Active	5	_	5		
tOEE	Output Enable Low to Output Active	0	_	0		
t _{OD}	Chip Enable High to Output High-Z	_	25	_		
t _{ODO}	Output Enable High to Output High-Z	_	25	_	30	
t _{OH}	Output Data Hold Time	10		10		

WRITE CYCLE

SYMBOL	PARAMETER						
		40		55		UNIT	
		MIN	MAX	MIN	MAX		
t _{WC}	Write Cycle Time	55	_	70	—		
t _{WP}	Write Pulse Width	40	_	50	_		
t _{CW}	Chip Enable to End of Write	45	_	55	;		
t _{AS}	Address Setup Time	0	_	0	_		
t _{WR}	Write Recovery Time	0	_	0	0 — ns — 30 0 —		
t _{ODW}	R/W Low to Output High-Z		25	_			
t _{OEW}	R/W High to Output Active	0	_	0			
t _{DS}	Data Setup Time	25		30			
t _{DH}	Data Hold Time	0		0			

Note: t_{OD}, t_{ODO} and t_{ODW} are specified in time when an output becomes high impedance, and are not judged depending on an output voltage level.

AC TEST CONDITIONS

PARAMETER	TEST CONDITION			
Input pulse level	0.2 V, V _{DD} \times 0.7 V + 0.2 V			
t _R , t _F	1V / ns(Fig.1)			
Timing measurements	$V_{DD} imes 0.5$			
Reference level	$V_{DD} imes 0.5$			
Output load	30 pF + 1 TTL Gate(Fig.2)			

Fig.1 : Input rise and fall time






Fig.2 : Output load






TIMING DIAGRAMS


READ CYCLE (See Note 1)



WRITE CYCLE 1 (R/W CONTROLLED) (See Note 4)



WRITE CYCLE 2 (CE CONTROLLED) (See Note 4)




Note:

- (1) R/W remains HIGH for the read cycle.
- (2) If $\overline{\text{CE}}$ goes LOW coincident with or after R/W goes LOW, the outputs will remain at high impedance.
- (3) If $\overline{\text{CE}}$ goes HIGH coincident with or before R/W goes HIGH, the outputs will remain at high impedance.
- (4) If \overline{OE} is HIGH during the write cycle, the outputs will remain at high impedance.
- (5) Because I/O signals may be in the output state at this time, input signals of reverse polarity must not be applied.

DATA RETENTION CHARACTERISTICS (Ta = -40° to 85°C)

SYMBOL	PARAMETER			MIN	TYP	MAX	UNIT
V _{DH}	Data Retention Supply Voltage			1.5	_	3.6	V
I _{DDS2}		$V_{DH} = 3.6 V$	Ta = -40~85°C	_	_	10	
	V _{DH} = 3.0 V	V=	Ta = -40~40°C	_	_	2	μA
		Ta = -40~85°C	_	_	5		
t _{CDR}	Chip Deselect to Data Retention Mode Time			0	_		ns
t _R	Recovery Time			5	_	_	ms

CE CONTROLLED DATA RETENTION MODE




Note: When $\overline{\text{CE}}$ is operating at the VIH(min.) level, the operating current is given by IDDS1 during the transition of VDD from 2.3(2.7) to 2.2V(2.4 V).

PACKAGE DIMENSIONS

TSOPI32-P-0.50

Unit: mm



Weight:0.22 g (typ)

RESTRICTIONS ON PRODUCT USE

Handbook" etc..

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.