TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

2,097,152-WORD BY 16-BIT CMOS PSEUDO STATIC RAM

DESCRIPTION

The TC51WKM516AXBN is a 33,554,432-bit pseudo static random access memory(PSRAM) organized as 2,097,152 words by 16 bits. Using Toshiba's CMOS technology and advanced circuit techniques, it provides high density, high speed and low power. The device uses dual power supplies(2.6 to 3.3 V for core and 1.7 to 2.2 V for output buffer). The device also features SRAM-like W/R timing whereby the device is controlled by CE1, OE, and WE on asynchronous. The device has the page access operation. Page size is 8 words. The device also supports deep power-down mode, realizing low-power standby.

FEATURES

- Organized as 2,097,152 words by 16 bits
- Dual power supplies(2.6 to 3.3 V for core and 1.7 to 2.2 V for output buffer)
- Direct TTL compatibility for all inputs and outputs
- Deep power-down mode: Memory cell data invalid
- Page operation mode:
- Page read operation by 8 words
- Logic compatible with SRAM R/W (\overline{WE}) pin
- Standby current Standby 70 μA Deep power-down standby 5 μA

PIN ASSIGNMENT (TOP VIEW)

	1	2	3	4	5	6
А	LB	ŌĒ	A0	A1	A2	CE2
в	I/O9	UB	A3	A4	CE1	I/O1
С	I/O10	I/O11	A5	A6	I/O2	I/O3
D		I/O12				
Е	VDDQ	I/O13	NC	A16	I/O5	GND
F	I/O15	I/014	A14	A15	I/O6	I/07
G	I/O16	A19	A12	A13	WE	I/O8
н	A18	A8	A9	A10	A11	A20

(FBGA48)

Access Times:

Access Time	75 ns
CE1 Access Time	75 ns
OE Access Time	25 ns
Page Access Time	30 ns


Package:

P-TFBGA48-0607-0.75AZ (Weight: g typ.)

PIN NAMES

A0 to A20	Address Inputs
A0 to A2	Page Address Inputs
I/O1 to I/O16	Data Inputs/Outputs
CE1	Chip Enable Input
CE2	Chip select Input
WE	Write Enable Input
ŌĒ	Output Enable Input
\overline{LB} , \overline{UB}	Data Byte Control Inputs
V _{DD}	Power Supply for Core
V _{DDQ}	Power Supply for Output Buffer
GND	Ground
NC	No Connection

BLOCK DIAGRAM



OPERATION MODE

MODE	CE1	CE2	ŌĒ	WE	LΒ	ŪB	Add	I/O1 to I/O8	I/O9 to I/O16	POWER
Read(Word)	L	Н	L	Н	L	L	Х	D _{OUT}	D _{OUT}	I _{DDO}
Read(Lower Byte)	L	Н	L	Н	L	Н	Х	D _{OUT}	High-Z	I _{DDO}
Read(Upper Byte)	L	Н	L	Н	Н	L	Х	High-Z	D _{OUT}	I _{DDO}
Write(Word)	L	Н	Х	L	L	L	Х	D _{IN}	D _{IN}	I _{DDO}
Write(Lower Byte)	L	Н	Х	L	L	Н	Х	D _{IN}	Invalid	IDDO
Write(Upper Byte)	L	Н	Х	L	Н	L	Х	Invalid	D _{IN}	IDDO
Outputs Disabled	L	Н	Н	Н	Х	Х	Х	High-Z	High-Z	IDDO
Standby	Н	Н	Х	Х	Х	Х	Х	High-Z	High-Z	I _{DDS}
Deep Power-down Standby	Н	L	Х	Х	Х	Х	Х	High-Z	High-Z	IDDSD

Notes: L = Low-level Input(V_{IL}), H = High-level Input(V_{IH}), X = V_{IH} or V_{IL}, High-Z = High-impedance

ABSOLUTE MAXIMUM RATINGS (See Note 1)

SYMBOL	RATING	VALUE	UNIT
V _{DD}	Power Supply Voltage	-1.0 to 3.6	V
V _{DDQ}	Output Buffer Power Supply Voltage	−1.0 to V _{DD} + 0.5 (3.6 V Max)	V
V _{IN}	Input Voltage for Address and Control Pins	-1.0 to 3.6	V
V _{I/O}	Input/Output Voltage for I/O Pins	-1.0 to V _{DDQ} + 0.5	V
T _{opr.}	Operating Temperature	-25 to 85	°C
T _{strg.}	Storage Temperature	–55 to 150	°C
T _{solder}	Soldering Temperature (10 s)	260	°C
PD	Power Dissipation	0.6	W
IOUT	Short Circuit Output Current	50	mA

DC RECOMMENDED OPERATING CONDITIONS (Ta = -25°C to 85°C)

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT
V _{DD}	Power Supply Voltage	2.6	2.75	3.3	
V _{DDQ}	Output Buffer Power Supply Voltage	1.7	1.8	2.2	
M	Input High Voltage for Address and Control Pins	1.6	_	V _{DD} + 0.3*	V
VIH	Input High Voltage for I/O Pins	1.6	_	$V_{DDQ} + 0.3^{\star}$	
V _{IL}	Input Low Voltage	-0.3*	_	0.4	

* : $V_{IH}(Max) V_{DD}$ +1.0 V/ V_{DDQ} +1.0 V with 10 ns pulse width $V_{IL}(Min)$ -1.0 V with 10 ns pulse width

<u>DC CHARACTERISTICS</u> (Ta = -25° C to 85° C, V_{DD} = 2.6 to 3.3 V, V_{DDQ} = 1.7 to 2.2 V) (See Note 3 to 4)

SYMBOL	PARAMETER	TEST CONDITION		MIN	TYP.	MAX	UNIT
IIL	Input Leakage Current	$V_{IN} = 0 V$ to V_{DDQ}		-1.0	_	+1.0	μΑ
I _{LO}	Output Leakage Current	Output disable, $V_{OUT} = 0 V$ to V	DD	-1.0	_	+1.0	μΑ
V _{OH}	Output High Voltage	I _{OH} = - 100 μA		V _{DDQ} - 0.2	_	_	V
V _{OL}	Output Low Voltage	I _{OL} = 100 μA		_	_	0.2	V
I _{DDO1}	Operating Current		t _{RC} = min	_		40	mA
I _{DDO2}	Page Access Operating Current	$\label{eq:cell} \overline{CE1} = V_{IL}, CE2 = V_{IH}, \\ Page \ add. \ cycling, \ I_{OUT} = 0 \ mA$	t _{PC} = min	_		25	mA
IDDS	Standby Current(MOS)	$\overline{CE1} = V_{DD} - 0.2 \text{ V}, \text{ CE2} = V_{DD} - 0.2 \text{ V}$		_	_	70	μΑ
IDDSD	Deep Power-down Standby Current	CE2 = 0.2 V		_	_	5	μΑ

CAPACITANCE (Ta = 25°C, f = 1 MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX	UNIT
C _{IN}	Input Capacitance	$V_{IN} = GND$	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = GND	10	pF

Note: This parameter is sampled periodically and is not 100% tested.

<u>AC CHARACTERISTICS AND OPERATING CONDITIONS</u> (Ta = -25° C to 85° C, V_{DD} = 2.6 to 3.3 V, V_{DDQ} = 1.7 to 2.2 V) (See Note 5 to 11)


SYMBOL	PARAMETER	MIN	MAX	UNIT
t _{RC}	Read Cycle Time	75	10000	ns
tACC	Address Access Time	—	75	ns
tCO	Chip Enable (CE1) Access Time	—	75	ns
tOE	Output Enable Access Time	_	25	ns
t _{BA}	Data Byte Control Access Time	—	25	ns
tCOE	Chip Enable Low to Output Active	10	_	ns
tOEE	Output Enable Low to Output Active	0	_	ns
t _{BE}	Data Byte Control Low to Output Active	0	_	ns
t _{OD}	Chip Enable High to Output High-Z	_	20	ns
todo	Output Enable High to Output High-Z	_	20	ns
t _{BD}	Data Byte Control High to Output High-Z	_	20	ns
t _{OH}	Output Data Hold Time	10		ns
t _{PM}	Page Mode Time	75	10000	ns
t _{PC}	Page Mode Cycle Time	30		ns
t _{AA}	Page Mode Address Access Time	_	30	ns
t _{AOH}	Page Mode Output Data Hold Time	10	_	ns
twc	Write Cycle Time	75	10000	ns
t _{WP}	Write Pulse Width	50	_	ns
t _{CW}	Chip Enable to End of Write	75	_	ns
t _{BW}	Data Byte Control to End of Write	60	_	ns
t _{AW}	Address Valid to End of Write	60	_	ns
t _{AS}	Address Set-up Time	0	_	ns
t _{WR}	Write Recovery Time	0	_	ns
t _{CEH}	Chip Enable High Pulse Width	10		ns
tWEH	Write Enable High Pulse Width	15	_	ns
tODW	WE Low to Output High-Z	—	20	ns
tOEW	WE High to Output Active	0		ns
t _{DS}	Data Set-up Time	30	_	ns
t _{DH}	Data Hold Time	0	_	ns
tcs	CE2 Set-up Time	0	—	ns
t _{CH}	CE2 Hold Time	300	—	μs
tDPD	CE2 Pulse Width	10	—	ms
tCHC	CE2 Hold from CE1	0	—	ns
t _{CHP}	CE2 Hold from Power On	30	_	μs

AC TEST CONDITIONS


PARAMETER	CONDITION		
Output load	30 pF + 1 TTL Gate		
Input pulse level	1.6 V, 0.2 V		
Timing measurements	$V_{DDQ} imes 0.5$		
Reference level	V _{DDQ} × 0.5		
t _R , t _F	5 ns		

TIMING DIAGRAMS


READ CYCLE




PAGE READ CYCLE (8 words access)




WRITE CYCLE 1 (WE CONTROLLED) (See Note 8)




WRITE CYCLE 2 (CE CONTROLLED) (See Note 8)



Deep Power-down Timing




Power-on Timing



Provisions of Address Skew


Read

In case, multiple invalid address cycles shorter than tRCmin sustain over 10 μ s in a active status, as least one valid address cycle over tRCmin must be needed during 10 μ s.



<u>Write</u>

In case, multiple invalid address cycles shorter than twcmin sustain over $10\mu s$ in a active status, as least one valid address cycle over twcmin with twpmin must be needed during $10\mu s$.




Notes:

- (1) Stresses greater than listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- (2) All voltages are reference to GND.
- (3) IDDO depends on the cycle time.
- (4) IDDO depends on output loading. Specified values are defined with the output open condition.
- (5) AC measurements are assumed t_R , $t_F = 5$ ns.
- (6) Parameters t_{OD}, t_{ODO}, t_{BD} and t_{ODW} define the time at which the output goes the open condition and are not output voltage reference levels.
- (7) Data cannot be retained at deep power-down stand-by mode.
- (8) If \overline{OE} is high during the write cycle, the outputs will remain at high impedance.
- (9) During the output state of I/O signals, input signals of reverse polarity must not be applied.
- (10) If $\overline{CE1}$ or $\overline{LB}/\overline{UB}$ goes LOW coincident with or after \overline{WE} goes LOW, the outputs will remain at high impedance.
- (11) If $\overline{CE1}$ or $\overline{LB}/\overline{UB}$ goes HIGH coincident with or before \overline{WE} goes HIGH, the outputs will remain at high impedance.

PACKAGE DIMENSIONS

P-TFBGA48-0607-0.75AZ

Unit:mm



Weight: g (typ)

RESTRICTIONS ON PRODUCT USE

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.