#### TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

# **T6L58**

#### Gate Driver for TFT LCD Panels

The T6L58 is a 256-channel output gate driver for TFT LCD panels. This device accepts external input of the panel drive voltage, allowing you to change the low-level output voltage. Thus, this device can be used for various TFT LCD panel drive systems.

#### **Features**

• LCD drive output pins : 256 pins

• LCD drive voltage : max VEE + 42 V

• Data transfer method : Bidirectional shift register

Operating temperature : −20 to 75°C

• Package : Tape carrier package (TCP)

T6L58


User Area Pitch
IN OUT

Please contact Toshiba or a distributor for

Please contact Toshiba or a distributor for the latest TCP specification and product line-up.


TCP (Tape Carrier Package)

# **Block Diagram**



2 2002-03-04

# **Pin Assignment**



The above diagram shows the device's pin configuration only and does not necessarily correspond to the pad layout on the chip. Please contact Toshiba or our distributors for the latest TCP specification.



# **Pin Function**

Pin Name	I/O	Function						
		Vertical shift data I/O pins  These pins are used to input and output shift data. These pins are switched between input and output by setting the U/D pin as shown below.						
			U/D	DI/O	DO/I	1		
DI/O			Н	Input	Output	1		
DI/O DO/I	I/O		L	Output	Input	]		
		This pin is latched When set for When two	When set for input This pin is used to feed data into the shift registers at the first stage of the LCD driver. The data is latched into the shift registers at the rising edge of CPV. When set for output When two or more T6L58s are cascaded, this pin outputs the data to be fed into the next stage. This data changes state synchronously with the falling edge of CPV.					
U/D	I	This pin: The shift WI U/ WI	Transfer direction select pin  This pin specifies the direction in which data is transferred through the shift registers.  The shift register data is shifted synchronously with each rising edge of CPV as follows:  When U/D is high, data is shifted in the direction  U/D = "H": G1 → G2 → G3 → G4 → ··· → G256  When U / D is low, the direction is reversed to give  U/D = "L": G256 → G255 → G254 → G253 → ··· → G1  The voltage applied to this pin must be a DC-level voltage that is either high (V <sub>DD</sub> or low (V <sub>SS</sub> V <sub>EE</sub> )					
CPV	1	This is th	Vertical shift clock This is the shift clock for the shift registers. Data is shifted through the shift registers synchronously with the rising edge of CPV.					
OE1 to OE3	I	These si doesn't s Th	Output enable pins  These signals control the data appearing at the LCD panel drive pins (G1 through G256). $\overline{OE}$ doesn't synchronize with the CPU.  The V <sub>OFF</sub> voltage is output when $\overline{OE}$ 1 to $\overline{OE}$ 3 are high; normal shift data is output when $\overline{OE}$ 1 to $\overline{OE}$ 3 are low.					
TEST	I	Test pin This pin	Test pin This pin has been pull down; hence keep it to V <sub>EE</sub> level or open.					
G1 to G256	0	These pi	LCD panel drive pins  These pins output the shift register data or the voltage applied to V <sub>GG</sub> or V <sub>OFF</sub> depending on the control signals $\overline{OE}$ 1 to $\overline{OE}$ 3.					
V <sub>GG</sub>	_	Power supp	Power supply for LCD drive					
V <sub>OFF</sub>	_		Analog reference voltage These pins accept as their input the OFF level at the LCD panel drive pins (G1 through G256).					
V <sub>EE</sub>	_	Power supp	Power supply for LCD drive					
$V_{DD}$	—	Power supp	Power supply for the internal logic					
V <sub>SS</sub>	_	Power supp	Power supply for the internal logic					

#### **Device Operation (see timing diagram)**

#### (1) Shift data transfer method

U/D Pin	Shift Data		Data Transfer Method
O/D PIN	Input	Output	Data Hansier Wethou
Н	DI/O	DO/I	$G1 \rightarrow G2 \rightarrow G3 \rightarrow G4 \rightarrow \cdots \rightarrow G256$
L	DO/I	DI/O	$G256 \rightarrow G255 \rightarrow G254 \rightarrow \cdots \rightarrow G1$

The input data (DI/O or DO/I) is latched into the internal register synchronously with the rising edge of the shift clock CPV. At the same time that the data is shifted to the next register at the next rise of CPV, new vertical shift data is latched into.

In the output operation, the data in the last shift register (G256 or G1) is output synchronously with the falling edge of CPV. (The output high voltage is the VDD level; the output low voltage is the VSS level.)

#### (2) LCD panel drive outputs

The LCD panel drive outputs are controlled by  $\overline{OE}1$  to  $\overline{OE}3$  as shown below.


Output Enghlo Bin	LCD Panel Drive Outputs	- Output	
Output Enable Pin	LCD Panel Drive Pins Controller by OE		
OE1 = "H"	G1, G4, G7,G250, G253, G256		
ŌE2 = "H"	G2, G5, G8,G251, G254	V <sub>OFF</sub>	
ŌE3 = "H"	G3, G6, G9,G252, G255		
ŌE1 = "L"	G1, G4, G7,G250, G253, G256		
ŌE2 = "L"	G2, G5, G8,G251, G254	Normal data output	
ŌE3 = "L"	G3, G6, G9,G252, G255		

#### (3) Voltage setting

The VOFF level, which sets the LCD panel drive's output low level, can take on any value between  $V_{EE}$  to  $V_{EE}$  + 6 V. Negative voltage output is also the same as the above.

$$\begin{split} V_{GG} - V_{OFF} &= 35 \text{ V} \\ V_{OFF} - V_{EE} &= 0 \text{ to } 6 \text{ V} \\ V_{GG} - V_{SS} &= 10 \text{ to } 25 \text{ V} \end{split}$$

(Example)




The logic input here means input pins DI/O, DO/I, CPV and  $\overline{\rm OE}1$  to  $\overline{\rm OE}3$  .

Make sure that the voltage applied to the U/D pin is a high (=  $V_{DD}$ ) or low (=  $V_{SS}$  or  $V_{EE}$ ) DC-level voltage.

5


# **Timing Diagram 1**

#### ● UP mode (U/D = high)



### **Timing Diagram 2**

#### ● DOWN mode (U/D = low)



6

2002-03-04



# Absolute Maximum Ratings (V<sub>SS</sub> = 0 V)

Parameter	Symbol	Rating	Unit	
Supply voltage (1)	$V_{DD}$	-0.3 to 6.0		
Supply voltage (2)	$V_{GG}$	-0.3 to 45.0		
Supply voltage (3)	V <sub>EE</sub>	-20.0 to 0.3	V	
Supply voltage (4)	V <sub>OFF</sub>	V <sub>EE</sub> - 0.3 ~V <sub>GG</sub> + 0.3		
Supply voltage (5)	V <sub>GG</sub> – V <sub>EE</sub>	-0.3 to 45.0		
Input voltage	$V_{\text{IN}}$ $\begin{pmatrix} -0.3 \text{ to } V_{\text{DD}} + 0.3 \end{pmatrix}$		V	
Storage temperature	T <sub>stg</sub>	-55 to 125	°C	

# **Recommended Operating Conditions (VSS = 0 V)**

Parameter	Symbol	Rating	Unit	
Supply voltage (1)	$V_{DD}$	2.7 to 3.6		
Supply voltage (2)	$V_{GG}$	10 to 37		
Supply voltage (3)	V <sub>EE</sub>	−15 to −5	V	
Supply voltage (4)	V <sub>OFF</sub> – V <sub>EE</sub>	0 to 6		
Supply voltage (5)	V <sub>GG</sub> – V <sub>EE</sub>	17 to 42		
Operating temperature	T <sub>opr</sub>	-20 to 75	°C	
Operating frequency	f <sub>CPV</sub>	DC to 100	kHz	
Output Load capacitance	CL	300 (max)	pF/PIN	

Note 1: Voff = VEE

#### **Electrical Characteristics**

#### **DC Characteristics**

 $(V_{GG} - V_{EE} = 30 \text{ to } 42 \text{ V}, V_{DD} = 2.7 \text{ to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, Ta = -20 \text{ to } 75^{\circ}\text{C})$ 


Parameter		Symbol	Test circuit	Test Condition	Min	Тур.	Unit	Relevant
Input voltage	Low Level	V <sub>IL</sub>		_	V <sub>SS</sub>	$\begin{array}{c} 0.2 \times \\ V_{DD} \end{array}$	V	(Note 2)
input voitage	High Level	V <sub>IH</sub>		_	0.8 × V <sub>DD</sub>	V <sub>DD</sub>	V	(Note 2)
Output voltage	Low Level	V <sub>OL</sub>		I <sub>OL</sub> = 40 μA	V <sub>SS</sub>	V <sub>SS</sub> + 0.4	V	DI/O, DO/I
	High Level	V <sub>OH</sub>		$I_{OH} = -40 \mu A$	V <sub>DD</sub> – 0.4	$V_{DD}$		
Output resistance	Low Level	R <sub>OL</sub>		$V_{OUT} = V_{EE} + 0.5 V$		1000	Ω	G1 to
	High Level	R <sub>OH</sub>		$V_{OUT} = V_{GG} - 0.5 V$		1000	22	G256
Input leakage current		I <sub>IN</sub>		_	-5	5	μА	(Note 2)
Current consumption (1)		I <sub>GG</sub>		OE = "L", non-load	_	100		
Current consumption (2)		$I_{DD}$		OE = "L"	_	700	μΑ	

Note 2: These input pins include DI/O, DO/I, CPV,  $\overline{\text{OE}}1$  to  $\overline{\text{OE}}3$ 

#### **AC Characteristics**

#### $(V_{GG} - V_{EE} = 30 \text{ to } 42 \text{ V}, V_{DD} = 2.7 \text{ to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, Ta = -20 \text{ to } 75^{\circ}\text{C})$

Parameter	Symbol	Test circuit	Test Condition	Min	Тур.	Unit
Clock period	t <sub>CPV</sub>	_	_	_	100	kHz
CPV pulse width (H)	tCPVH	_	_	500	_	ns
CPV pulse width (L)	t <sub>CPVL</sub>	_	_	500	_	ns
Data set-up time	t <sub>sDI</sub>	_	_	200	_	ns
Data hold time	t <sub>hDI</sub>	_	_	200	_	ns
OE enable time	t <sub>wOE</sub>	_	_	1	_	μS
Output delay time (1)	t <sub>pdDO</sub>	_	C <sub>L</sub> = 50 pF	_	800	
Output delay time (2)	t <sub>pdG</sub>	_	C <sub>L</sub> = 300 pF	_	800	ns
Output delay time (3)	t <sub>pd</sub> OE	_	C <sub>L</sub> = 300 pF	_	800	




8

2002-03-04

# **Power Supply Sequence**

Turn power on in the order  $VDD \rightarrow VEE$ ,  $VOFF \rightarrow Input \ signal \rightarrow VGG \ Turn \ power \ off \ in \ th \ reverse \ order.$ 



9 2002-03-04

#### **RESTRICTIONS ON PRODUCT USE**

000707EBE

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
  In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- Polyimide base film is hard and thin. Be careful not to injure yourself on the film or to scratch any other parts with
  the film. Try to design and manufacture products so that there is no chance of users touching the film after
  assembly, or if they do, that there is no chance of them injuring themselves. When cutting out the film, try to
  ensure that the film shavings do not cause accidents. After use, treat the leftover film and reel spacers as
  industrial waste.
- Light striking a semiconductor device generates electromotive force due to photoelectric effects. In some cases this can cause the device to malfunction.
  - This is especially true for devices in which the surface (back), or side of the chip is exposed. When designing circuits, make sure that devices are protected against incident light from external sources. Exposure to light both during regular operation and during inspection must be taken into account.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

10

• The information contained herein is subject to change without notice.