\$5493-A,F,W • N7493-A,F

DIGITAL 54/74 TTL SERIES


DESCRIPTION

The S5493/N7493 is a high-speed, monolithic 4-bit binary counter consisting of four master-slave flip-flops which are internally interconnected to provide a divide-by-two counter and a divide-byeight counter. A gated direct reset line is provided which inhibits the count inputs and simultaneously returns the four flip-flop outputs to a logical 0. As the output from flip-flop A is not internally connected to the succeeding flip-flops the counter may be operated in two independent modes:

- 1. When used as a 4-bit ripple-through counter output A must be externally connected to input B. The input count pulses are applied to input A. Simultaneous divisions of 2, 4, 8, and 16 are performed at the A, B, C, and D outputs as shown in the truth table.
- 2. When used as a 3-bit ripple-through counter, the input count pulses are applied to input B. Simultaneous frequency divisions of 2, 4, and 8 are available at the B, C, and D outputs. Independent use of flip-flop A is available if the reset function coincides with reset of the 3-bit ripple-through counter.

The S5493/N7493 is completely compatible with Series 54 and Series 74 logic families. Average power dissipation is 32mW per flip-flop (128mW total).

PIN CONFIGURATIONS



TRUTH TABLE (See Notes 1 and 2)


| | LOGIC | | | | | |
|---|--------|---|---|---|---|--|
| | OUTPUT | | | | | |
| , | COUNT | D | С | В | Α | |
| 1 | 0 | 0 | 0 | 0 | 0 | |
| | 1 | 0 | 0 | 0 | 1 | |
| | 2 | 0 | 0 | 1 | 0 | |
| | 3 | 0 | 0 | 1 | 1 | |
| | 4 | 0 | 1 | 0 | 0 | |
| | 5 | 0 | 1 | 0 | 1 | |
| | 6 | 0 | 1 | 1 | 0 | |
| | 7 | 0 | 1 | 1 | 1 | |
| İ | 8 | 1 | 0 | 0 | 0 | |

| | OUTPUT | | | | | |
|-------|--------|---|---|---|--|--|
| COUNT | D | С | В | Α | | |
| 9 | 1 | 0 | 0 | 1 | | |
| 10 | 1 | 0 | 1 | 0 | | |
| 11 | 1 | 0 | 1 | 1 | | |
| 12 | 1 | 1 | 0 | 0 | | |
| 13 | 1 | 1 | 0 | 1 | | |
| 14 | 1 | 1 | 1 | 0 | | |
| 15 | 1 | 1 | 1 | 1 | | |

NOTES:

- 1. Output A connected to input B.
- 2. To reset all outputs to logical 0, both $R_{0(1)}$ and $R_{0(2)}$ inputs must be at logical 1.

SCHEMATIC DIAGRAM



SIGNETICS DIGITAL 54/74 TTL SERIES - \$5493 • N7493

RECOMMENDED OPERATING CONDITIONS

| | MIN | NOM | MAX | UNIT |
|--|------|-----|------|------|
| Supply Voltage V _{CC} : S5493 Circuits | 4.5 | 5 | 5.5 | V |
| N7493 Circuits | 4.75 | 5 | 5.25 | V |
| Operating Free-Air Temperature Range, TA: S5493 Circuits | -55 | 25 | 125 | °C |
| N7493 Circuits | 0 | 25 | 70 | °C |
| Normalized Fan-Out from each Output, N | | | 10 | |
| Width of Input Count Pulse, tp(in) | 50 | | | ns |
| Width of Reset Pulse, tp(reset) | 50 | 100 | | ns |

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

| | PARAMETER | т | EST CONDITIONS* | | MIN | TYP** | MAX | דומט |
|--------------------|--|--|--|----------------|------------|----------|------------|------------|
| V _{in(1)} | Input voltage required to ensure logical 1 at any input terminal | V _{CC} = MIN | | | 2 | | | ٧ |
| V _{in(0)} | Input voltage required to ensure logical 0 at any input terminal | V _{CC} = MIN | | | ; | | 8.0 | V |
| $V_{out(1)}$ | Logical 1 output voltage | V _{CC} = MIN, | $I_{load} = -400\mu A$ | | 2.4 | | | V |
| $V_{out(0)}$ | Logical 0 output voltage | V _{CC} = MIN, | I _{sink} = 16mA | | 1 | | 0.4 | \ \ |
| in(1) | Logical 1 level input current at $R_{O(1)}$ or $R_{O(2)}$ inputs | V _{CC} = MAX, V _{CC} = MAX, | V _{in} = 2.4V V _{in} = 5.5V | | | | 40 1 | μA mA |
| lin(1) | Logical 1 level input current at A or B inputs | $V_{CC} = MAX,$ $V_{CC} = MAX,$ | $V_{in} = 2.4V$ $V_{in} = 5.5V$ | 1.61 | | | 80 1 | μA mA |
| ^l in(0) | Logical 0 level input current at $R_{0(1)}$ or $R_{0(2)}$ inputs | V _{CC} = MAX, | V _{in} = 0.4V | | | | -1.6 | mA |
| ¹ in(0) | Logical O level input current at A or B inputs | V _{CC} = MAX, | $V_{in} = 0.4V$ | | , | | -3.2 | mA |
| los | Short circuit output current [†] | V _{CC} = MAX, | $V_{out} = 0$ | S5493 N7493 | -20 -18 | | -57 -57 | m A m A |
| 'cc | Supply current | V _{CC} = MAX, | $V_{in} = 4.5V$ | S5493 N7493 | | 32 32 | 46 53 | m A m A |

SWITCHING CHARACTERISTICS, $V_{CC} = 5V$, $T_A = 25^{\circ}C$, N = 10

| PARAMETER | | TEST CONDITIONS | | MIN | TYP | MAX | UNIT |
|------------------|---|------------------------|-----------------------|-----|-----|-----|------|
| f _{max} | Maximum frequency of input count pulses | C _L = 15pF, | R _L = 400Ω | 10 | 18 | | MHz |
| ^t pd1 | Propagation delay time to logical 1 level from input count pulse to output D | C _L = 15pF, | R _L = 400Ω | | 75 | 135 | ns |
| ^t pd0 | Propagation delay time to logical 0 level from input count pulse to output D | C _L = 15pF, | R _L = 400Ω | | 75 | 135 | ns |

^{*} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

* All typical values are at $V_{CC}^{=5}V$, $T_A = 25^{\circ}C$.

† Not more than one output should be shorted at a time.