## DATA SHEET

## PCF84CxxxA family 8-bit microcontrollers

File under Integrated Circuits, IC14

## CONTENTS

| 1 | INTRODUCTION |
| :--- | :--- |
| 2 | FEATURES |
| 3 | GENERAL DESCRIPTION |
| 4 | BLOCK DIAGRAM |
| 5 | PINNING INFORMATION |
| 5.1 | Pinning |
| 5.2 | Pin description |
| 6 | FUNCTIONAL DESCRIPTION |
| 6.1 | Central processing unit |
| 6.2 | Program memory |
| 6.3 | Data memory |
| 6.3 .1 | Working registers |
| 6.3 .2 | Program Counter stack |
| 6.4 | Program Counter |
| 6.5 | Program Status Word |
| 6.6 | Interrupts |
| 6.6 .1 | External interrupt |
| 6.6 .2 | I'C-bus/Derivative interrupt |
| 6.6 .3 | Timer/event counter interrupt |
| 6.7 | Timer/event counter 1 |
| 6.7 .1 | Test 1/count input (T1) |
| 6.8 | Parallel ports |
| 6.9 | I'C-bus interface |
| 6.9 .1 | Data shift register (S0) |
| 6.9 .2 | Address register (S0') |
| 6.9 .3 | Clock control register (S2) |
| 6.9 .4 | Status Register (S1) |
| 6.10 | Timing |
| 6.11 | Oscillator |
| 6.12 | Reset |
| 6.12 .1 | Passive external reset |
| 6.12 .2 | Active external reset |
| 6.12 .3 | Internal reset |
| 6.12 .4 | Reset state |
| 6.13 | Reduced power modes |
| 6.13 .2 | Stop mode |
| 6.14 | Derivative logic |
| 7 | INSTRUCTION SET |
| 7.1 | Instruction map |
| 8 | DEFINITIONS |
| 9 | LIFE SUPPORT APPLICATIONS |
| 10 | PURCHASE OF PHILIPS I²C COMPONENTS |
|  |  |

## 1 INTRODUCTION

This data sheet describes the shared properties of the PCF84CxxxA family of microcontrollers. The family currently consists of:

- PCF84C00
- PCF84C12A; 22A; 42A
- PCF84C21A; 41A; 81A
- PCF84C85A
- PCF84C122; 222; 422; 622; 822
- PCF84C44x; 64x; 84x
- PCF84C846.

For a particular microcontroller, this data sheet should be read in conjunction with the individual data sheet of the specific device. Data sheets can be found in "Data Handbook IC14, "8048-based 8-bit microcontrollers".
The PCD33xxA family of microcontrollers has similar characteristics to the PCF84CxxxA family, but with lower minimum operating voltage, DTMF/modem/musical tone generation and (for most devices) on-chip EEPROM. This family should be considered for telecom-specific applications. Please refer to the "PCD33xxA family" data sheet.

## 2 FEATURES

- 8-bit CPU, ROM, RAM, I/O all in one package
- Up to 8 kbytes ROM
- Up to 256 bytes RAM
- Over 100 instructions (based on MAB8048) all of 1 or 2 cycles
- 8 or more quasi-bidirectional I/O port lines
- 8-bit programmable timer/event counter 1
- 2 or 3 single-level vectored interrupts: external, timer/event counter, ( $I^{2} \mathrm{C}$-bus/derivative)
- Two test inputs, one of which also serves as the external interrupt input
- ${ }^{2} \mathrm{C}$-bus serial data interface (most devices)
- Derivative logic (most devices)
- Power-on-reset, Stop and Idle modes
- Supply voltage range: 2.5 to 6 V
- Clock frequency: 1 to 16 MHz
- Operating temperature: -40 to $+85^{\circ} \mathrm{C}$
- Manufactured in silicon gate CMOS process.


## 3 GENERAL DESCRIPTION

The PCF84CxxxA family of microcontrollers provide up to 8 kbytes of program memory and up to 256 bytes of RAM. All devices include flexible I/O ports, an 8-bit programmable timer/event counter and a choice of single-level vectored interrupts. Most devices feature $I^{2} \mathrm{C}$-bus compatibility. The instruction set is based on that of the well-known MAB8048. Some of the devices have functional equivalents in the MAB84xx family of NMOS controllers. Where the lower power consumption and higher speed of CMOS provide advantages, the PCF84CxxxA devices can be used as direct replacements for their MAB84xx equivalents.

A range of prototyping devices with external program memory and 'Piggy-backs', as well as emulation probes and prototyping systems are available.


## 8-bit microcontrollers

## 5 PINNING INFORMATION

### 5.1 Pinning

For individual pinning configurations consult the data sheet of the specific device.

PCF84CxxxA family

### 5.2 Pin description

Table 1 describes the common functions of the devices. For full details of pin descriptions consult the data sheet of the specific device.

Table 1 Common functions

| SYMBOL | TYPE |  |
| :--- | :---: | :--- |
| $V_{\text {SS }}$ | P | ground |
| $\mathrm{V}_{\text {DD }}$ | P | positive supply voltage |
| XTAL1 | I | crystal oscillator/external clock input |
| XTAL2 | O | crystal oscillator output |
| RESET | I | Reset input |
| INT/T0 | I | Interrupt/Test 0 input |
| T1 | I | Test 1/count input of 8-bit timer/event counter 1 |
| P0.0 to P0.7 | I/O | Port 0: quasi-bidirectional I/O lines |
| P1.0 to P1.7 | I/O | Port 1: quasi-bidirectional I/O lines |
| P2.0 to P2.2 | I/O | Port 2: quasi-bidirectional I/O lines |
| SDA/P2.3 | I/O | bidirectional data line of the I²C-bus interface/Port 2: quasi-bidirectional I/O line |
| SCLK | I/O | bidirectional clock line of the I2C-bus interface |

## 6 FUNCTIONAL DESCRIPTION

### 6.1 Central processing unit

The PCF84CxxxA family provides an instruction set with arithmetic, logic, branching, input/output and control facilities. Special highlights are the instructions for BCD arithmetic, nibble handling, conditional branches, loop control (DJNZ) and table look-up (MOVP).

Code and execution efficiency is achieved by using a maximum of two bytes and two execution cycles per instruction (see Chapter 7).

### 6.2 Program memory

The program memory consists of up to 8 kbytes of read-only memory (ROM). Each location is directly addressable by the Program Counter. The program memory is mask-programmed at the factory. Figure 2 illustrates the program memory map.

Four program memory locations are of special importance:

- Location 0: first instruction to be executed after the processor is reset
- Location 3: first instruction of an external interrupt (INT/T0) routine
- Location 5: first instruction of a $\mathrm{I}^{2} \mathrm{C}$-bus/derivative interrupt routine
- Location 7: first instruction of a timer/event counter interrupt routine.
Only 11 bits of the 13-bit Program Counter function as a counter. The two most significant bits can only be preset. The program memory is therefore, structured into banks of 2 kbytes. Transfer of control to other memory banks is performed by unconditional branches (JMP) or subroutine calls (CALL) when another memory bank has been pre-selected (by SEL MB instruction).
Each program memory bank is further divided into 8 pages of 256 bytes. Indirect (JMPP) and conditional branches cannot cross page boundaries.


### 6.3 Data memory

Data memory consists of up to 256 bytes of random access memory (RAM). All locations are indirectly addressable using RAM pointer registers. Up to 16 register locations are directly addressable. Data memory also includes an 8-level Program Counter stack addressed by a 3-bit Stack Pointer. All RAM locations make efficient program loop counters if used with the decrement register and test instruction (DJNZ). Figure 3 illustrates the data memory map.

### 6.3.1 WORKING REGISTERS

Locations 0 to 7 are working registers. They are accessible by efficient one byte/one cycle instructions, thus making these locations suitable for frequently accessed intermediate results.
As an alternative to locations 0 to 7 , locations 24 to 31 may be used as working registers. Register bank selection is made by SEL RB0/RB1 instructions. Register bank 1 may be used as an extension of register bank 0, as an alternative register bank for interrupt service or as general purpose data memory.

The first two locations of each bank (R0, R1, R0' and R1') serve as RAM pointers that indirectly address all RAM locations.

### 6.3.2 Program Counter stack

Locations 8 to 23 may be used as an 8-level Program Counter stack reserving 2 locations per level, or as general purpose RAM. The stack (see Fig.5) saves return addresses and status during interrupt or subroutine servicing. Nesting of subroutines and/or interrupts is permitted up to 8-levels deep.
The 3-bit Stack Pointer always points to the next free stack level. Following device reset, the Stack Pointer points to level 0 (locations 8 and 9 ). On each subroutine call (CALL) or interrupt, the contents of the Program Counter and bits 4, 6 and 7 of the Program Status Word are transferred to the level indicated by the Stack Pointer. The Stack Pointer increments and points to the next free level. Overflow from level 7 to level 0 occurs after nesting eight levels deep. Further subroutine calls and/or interrupts must not occur at this stage since this would result in loss of program content; overriding level 0 content.
Return from interrupt must be performed by the RETR instruction, which decrements the Stack Pointer and restores the Program Counter and Program Status Word, valid before the interrupt occurred. Return from subroutine should be performed by the RET instruction. In contrast to RETR, RET does not restore the Program Status Word.

As a general rule, the use of RETR in conjunction with a subroutine call is not recommended. The use of RETR must also be avoided with subroutines called from interrupt routines because it prematurely terminates the interrupt state (see Section 6.6).


Fig. 2 Program memory map.


Fig. 3 Data memory map.


Fig. 4 Program Status Word.

### 6.4 Program Counter

The 13-bit Program Counter is able to address up to 8 kbytes of ROM (see Fig.6). 11 bits (PC0 to PC10) are auto-incrementing. The two most significant bits (PC11 and PC12) must be changed under program control by SEL MB followed by a JMP or CALL instruction.

### 6.5 Program Status Word

The Program Status Word (PSW) is an 8-bit register in the CPU which stores information about the current status of the microcontroller (see Fig.4).

The PSW bits are:

- Bits 0 to 2: Stack Pointer bits (SP0, SP1, SP2)
- Bit 3: timer Prescaler Select (PS); $0=$ modulo-32, 1 = modulo-1 (no prescaling)
- Bit 4: working Register Bank Select (RBS); $0=$ register bank $0,1=$ register bank 1
- Bit 5: not used (fixed at 1)
- Bit 6: Auxiliary Carry (AC); half-carry bit generated by an ADD instruction and used by the decimal adjust instruction DA A
- Bit 7: Carry (CY); the carry flag indicates that the previous operation resulted in an overflow of the Accumulator.

All bits can be read using the MOV A, PSW instruction. Bits 0,1 and 2 are affected by CALL, RET, RETR and
interrupts. Bit 3 can be controlled by MOV PSW, A and bit 4 by SEL RB instructions. Bit 6 is set and cleared as a side-effect of ADD and ADDC instructions. Bit 7 is affected by ADD, ADDC, DA, RLC, RRC, CLR C and CPL C instructions.

| STACK POINTER |  |  |  |  |  | DATA MEMORY LOCATION |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 111 |  |  |  |  |  |  |  | 2322 |
|  |  |  |  |  |  |  |  |  |
| 110 |  |  |  |  |  |  |  | 2120 |
|  |  |  |  |  |  |  |  |  |
| 101 |  |  |  |  |  |  |  | 1918 |
|  |  |  |  |  |  |  |  |  |
| 100 |  |  |  |  |  |  |  | 1716 |
|  |  |  |  | , |  |  |  |  |
| 011 |  |  |  |  |  |  |  | 1514 |
|  |  |  |  |  |  |  |  |  |
| 010 |  |  |  |  |  |  |  | 1312 |
|  |  |  |  | - |  |  |  |  |
| 001 |  |  |  | , |  |  |  | 1110 |
|  |  |  |  |  |  |  |  |  |
| 000 | $\mathrm{PC}_{7}$ | $\mathrm{PC}_{6}$ | $\mathrm{PC}_{5}$ | $\mathrm{PC}_{4} \mathrm{PC}_{3}$ | $\mathrm{PC}_{2}$ | PC 1 | $\mathrm{PC}_{0}$ | 9 |
|  | $\mathrm{PSW}_{7}$ | $\mathrm{PSW}_{6}$ | $\mathrm{PC}_{12}$ | $\mathrm{PSW}_{4}$, $\mathrm{PC}_{11}$ | $\mathrm{PC}_{10}$ | $\mathrm{PC}_{9}$ | $\mathrm{PC}_{8}$ | 8 |
| MSB |  |  |  |  |  |  | LSB |  |
|  |  |  |  |  |  |  |  | Аозо |
| Fig. 5 Program Counter Stack. |  |  |  |  |  |  |  |  |



Fig. 6 Program Counter.

### 6.6 Interrupts

External, $\mathrm{I}^{2} \mathrm{C}$-bus/derivative and timer/event counter interrupts are handled by the PCF84CxxxA family. The interrupt mechanism is single level, i.e. an executing interrupt routine cannot be pre-empted unless by reset.
Further interrupt requests are latched. If several interrupt requests are detected simultaneously, they are honoured according to their priority:

- External interrupt (highest priority)
- $\mathrm{I}^{2} \mathrm{C}$-bus/derivative interrupt
- Timer/event counter interrupt (lowest priority).

An interrupt request is only sensed if the corresponding enable flag is set (see Fig.7). When the request is honoured, the contents of the Program Counter and bits 4, 6 and 7 of the Program Status Word are saved on the Program Counter stack. The Program Counter is loaded with the appropriate interrupt vector, thereby indicating the beginning of the interrupt routine. Since the Accumulator is not automatically saved, it must be saved and restored by user software. The interrupt routine must be terminated by the RETR (return and restore) instruction. At least one instruction of the main program will then be executed before another interrupt routine is entered. To avoid erroneous real-time programs, a few words of caution:

- While the interrupt is in progress, the two most significant bits of the Program Counter are frozen at zero. Thus, interrupt routines and subroutines called from interrupt routines must reside entirely in bank 0.
- The SEL MB instruction must not be used in interrupt routines and in subroutines called from interrupt routines. Otherwise, the changed contents of MBFF0 and MBFF1 (see Fig.6) may lead to erroneous JMP and CALL destinations after return from interrupt.
- Subroutines and nested subroutines called from the interrupt routine must all end with RET since RETR clears the Interrupt In Progress flag (IIP), as a side-effect (see Figs 7 and 8 ). Further pending interrupts would then interfere with the interrupt routine in progress.


### 6.6.1 EXTERNAL INTERRUPT

A HIGH-to-LOW transition on the $\overline{\mathrm{INT}} / \mathrm{TO}$ pin is latched in the digital filter/latch if the LOW state exceeds 7 clock periods after a HIGH state of more than 4 clock periods. If the external interrupt is enabled the External Interrupt Flag (EIF) is also asserted, thus constituting a valid external interrupt request. As soon as the IIP is clear, indicating that no interrupt routine is in progress, the external interrupt is invoked by a forced CALL to location 3. The EIF is simultaneously cleared (see Figs 7 and 8). The interrupt routine may acknowledge the
interrupt via port lines. Execution of a DIS I (disable external interrupt) instruction cancels a stored interrupt request by clearing both the digital filter/latch and the EIF.

### 6.6.1.1 Interrupt/Test $0(\overline{\text { INT/TO }}$ )

The $\overline{\mathrm{INT}} / \mathrm{TO}$ input has two purposes:

- External interrupt input
- Test 0 input.

When used as a Test 0 input (external interrupt disabled) the conditional branch instruction JT0 will cause a jump if $\overline{\mathrm{INT}} / \mathrm{TO}=1$. The conditional branch instruction JNTO will also cause a jump if $\overline{\mathrm{INT}} / \mathrm{TO}=0$. If $\overline{\mathrm{INT}} / \mathrm{TO}$ is not used, it must be tied to $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$.

### 6.6.2 $\quad{ }^{2} \mathrm{C}$-bus/Derivative interrupt

The $\mathrm{I}^{2} \mathrm{C}$-bus/derivative interrupt is shared between the $\mathrm{I}^{2} \mathrm{C}$-bus interface (if available) and the derivative logic (if available). Software polling may be necessary to determine the origin of a request.
An interrupt condition in the $I^{2} \mathrm{C}$-bus interface and/or the derivative logic will pull the PIN line LOW. If the ${ }^{2} \mathrm{C}$-bus/derivative interrupt is enabled and no interrupt routine is in progress, the $I^{2} \mathrm{C}$-bus/derivative interrupt routine will be invoked by a forced CALL to program memory location 5 . The $\mathrm{I}^{2} \mathrm{C}$-bus/derivative interrupt routine must include instructions that will remove the cause of the $\mathrm{I}^{2} \mathrm{C}$-bus/derivative interrupt and thus reset PIN to its inactive HIGH state (for further details see Section 6.9). For derivative interrupts, consult the data sheet of the specific device.

### 6.6.3 TIMER/EVENT COUNTER INTERRUPT

If the timer/event counter interrupt is enabled, a timer/event counter 1 overflow sets the Timer Interrupt Flag (TIF). As soon as IIP is clear, meaning that no interrupt routine is in progress, the timer/event counter interrupt routine is invoked by a forced CALL to program memory location 7. The TIF is simultaneously cleared (see Figs 7 and 8). Execution of a DIS TCNTI (disable timer/event counter interrupt) instruction cancels a stored interrupt request by clearing TIF.

The timer/event counter interrupt may also be used to simulate a second external interrupt. After an enable timer/event counter interrupt (EN TCNTI), the counter mode is enabled by a STRT CNT instruction which loads FFH (the state preceding overflow) into the counter. A positive edge on the T 1 pin will overflow the counter and set TIF.


Fig. 7 Simplified interrupt logic schematic (the $R$ input overrules the $S$ input for all flags).


Fig. 8 Flow chart illustrating CPU control in the presence of interrupts.

### 6.7 Timer/event counter 1

An internal 8-bit up counter is provided. The counter can be preset and read by the MOV T, A and MOV A, T instructions.

When the counter is to be used in the timer mode, a STRT T (start timer) instruction must be executed. Depending on the PS bit in the Program Status Word, the counter will increment every machine cycle ( $\mathrm{PS}=1$, $1 / 30 \times f_{\text {xtal }}$ ) or every 32 machine cycles ( $P S=0,1 / 960 \times f_{\text {xtal }}$ ). STRT T clears the prescaler (see Fig.9) which is not otherwise accessible.

To count external events a STRT CNT (start event counter) instruction must be executed. A LOW-to-HIGH transition on pin T1 is counted if the HIGH state exceeds 4 clock periods after a LOW state of more than 4 clock periods. The maximum count rate is one increment per machine cycle ( $\left.1 / 30 \times f_{\text {xtal }}\right)$.

The timer mode and the event counter mode are both inhibited after reset or by executing a STOP TCNT (stop timer/event counter) instruction (see Fig.9).

In both the timer and in event counter modes, overflow has two effects:

- If the timer/event counter interrupt is enabled TIF is asserted thereby generating a timer/event counter interrupt request (see Section 6.6).
- The Timer Flag (TF) is set. TF can be tested by conditional branch instructions JTF (jump if TF =1) or JNTF (jump if TF = 0). The JTF and JNTF instruction, as a side-effect, reset TF. The only other way to clear TF is to reset the microcontroller.


### 6.7.1 TEST 1/count input (T1)

The T1 input has two purposes:

- Count input of 8-bit timer/event counter 1 (see Section 6.7)
- Test 1 input.

When used as a Test 1 input the conditional branch instruction JT1 will cause a jump if $\mathrm{T} 1=1$. The conditional branch instruction JNT1 will also cause a jump if $\mathrm{T} 1=0$. If T 1 is not used, it must be tied to $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$.


Fig. 9 Timer/event counter 1.

### 6.8 Parallel ports

Three standard quasi-bidirectional I/O ports are defined:

- Port 0: parallel port of 8 lines (P0.0 to P0.7)
- Port 1: parallel port of 8 lines (P1.0 to P1.7)
- Port 2: parallel port of 4 lines (P2.0 to P2.2, SDA/P2.3).

Several members of the PCF84CxxxA family provide all 20 port lines. The eight Port 0 lines ( P 0.0 to P 0.7 ) are available as a minimum. In addition to the standard ports, many PCF84CxxxA microcontrollers offer a variety of derivative ports. Please consult the data sheet of the specific device.

In general, all parallel ports can be used as either inputs or outputs. Output data written to a port is latched and remains unchanged until rewritten. If the port is used as an input, the external data is not latched and must remain stable until it is accessed by the CPU.

The standard port configuration is illustrated in Fig.11. When a logic 0 is written to the master/slave flip-flop, TR2 and TR3 are both in the OFF condition. TR1 turns ON and drives the output to $\mathrm{V}_{\mathrm{SS}}$.

When a logic 1 is written to the master/slave flip-flop, TR1 turns OFF. TR2 and TR3 both turn ON driving the output rapidly to $V_{D D}$. TR2 remains in the ON condition for the duration of the write pulse only. The constant current source is responsible for keeping the output line high. Sufficient source current is available for a TTL load HIGH level; the line can, however, be overridden by an external device. This is used when the port line serves as an input, but it may also be useful for wired-OR applications. In the latter case, unnecessary current through external devices is avoided since repeated logic 1 write operations will not activate TR2. The booster transistor TR2 is only asserted during a LOW-to-HIGH transition of the master/slave flip-flop. If the port line is to be used as an input, a logic 1 should first be stored in the master/slave flip-flop to turn TR1 OFF.

Access to Ports 0,1 and 2 is provided by the parallel input/output instructions IN, OUTL, ANL and ORL. IN inputs port data to the Accumulator. OUTL outputs Accumulator data to the port. ANL and ORL are used for data manipulation in the port flip-flop. In contrast to Ports 0,1 and 2 , derivative ports are accessed by the derivative input/output instructions MOV, ANL and ORL. ANL and ORL are used for data manipulation in the port flip-flop. MOV is used for all data transfers between port and Accumulator. The source data for the Accumulator can be loaded from either the port line or the port flip-flop.
Two derivative addresses are therefore provided per port (see Table 2).

All standard and derivative port accesses are performed by two-cycle instructions. Their instruction timing is shown in Fig.11. For input, data on port lines is sensed during timeslots 3 and 4 of machine cycle 2 (see Sections 6.10 and 6.11). For output, the data change occurs in timeslot 7. For OUTL, data changes during machine cycle 1. For ANL, ORL and MOV Dx, A, data changes during machine cycle 2.

Table 2 Derivative port address pair

| ADDRESS | TYPE | ACCESS |
| :--- | :--- | :--- |
| 8-bit line address | R | derivative port line |
| 8-bit flip-flop address | R/W | derivative port flip-flop |

Three mask-programmable options for port output configuration are available:

Option 1 Standard Port; quasi-bidirectional I/O with switched pull-up current source of $100 \mu \mathrm{~A}$ (typ.) and p-channel booster transistor TR2. TR2 is only active for 1 clock cycle during LOW-to-HIGH transitions (see Fig.11).
Option 2 Open-drain; quasi-bidirectional I/O with only an n-channel open drain output. Application as an output requires connection of an external pull-up resistor (see Fig.12). If unused, an option 2 output should be tied to $\mathrm{V}_{\text {Ss }}$. This keeps the input path from floating, thereby avoiding undesirable current flow through input stages.

Option 3 Push-pull; drive capability of the output will be 5 mA (typ.) at $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ in both polarities. Since short circuit currents would flow during input, push-pull lines must only be used as outputs (see Fig.13).
If available, SDA/P2.3 is shared between the $\mathrm{I}^{2} \mathrm{C}$-bus interface and the parallel Port 2. Therefore, only the open-drain configuration is permitted for SDA/P2.3. For the remaining standard port lines (P0.0 to P2.2), all three options are generally available.
Besides port output mask options, the port flip-flop state, after reset, may be specified for each individual port line (except SDA/P2.3). Usually the 'set option' will be selected, which avoids short-circuits for ports intended as inputs. However, there may be cases in which the port should output a logic zero after reset. The user may then specify the 'reset option' for certain port lines.


Fig. 10 Input /output timing of standard and derivative ports.


Fig. 11 Standard output with switched current source.


Fig. 12 Open drain output.


Fig. 13 Push-pull output.

## $6.9 \quad \mathrm{I}^{2} \mathrm{C}$-bus interface

Many members of the PCF84CxxxA family have a serial I/O interface - the $\mathrm{I}^{2} \mathrm{C}$-bus or 'Inter-Integrated Circuit Bus'. This two-line serial bus extends the microcontroller capabilities when implemented with the powerful $I^{2} \mathrm{C}$-bus devices. Details of these devices can be found in "Data Handbook IC12, IC Peripherals".
Microcontrollers that do not have a $\mathrm{I}^{2} \mathrm{C}$-bus interface can simulate it by software, by using port pins. However, such microcontrollers must continuously monitor the serial bus. As well as degrading the maximum data transfer rate, this approach may also consume significant processing and memory resources.

If available, however, the $\mathrm{I}^{2} \mathrm{C}$-bus interface detects the valid 7 -bit $\mathrm{I}^{2} \mathrm{C}$-bus address of the device, transfers serial data and provides data conversion to and from parallel format, all without disrupting program execution. When a complete byte has been transferred, an interrupt is requested by which the next data byte can be written to or read out of the $\mathrm{I}^{2} \mathrm{C}$-bus interface. The $\mathrm{I}^{2} \mathrm{C}$-bus interface also facilitates the implementation of multimaster systems in which two or more microcontrollers communicate via the same $I^{2} \mathrm{C}$-bus. An automatic arbitration procedure resolves bus conflicts.

The $\mathrm{I}^{2} \mathrm{C}$-bus consists of a bidirectional clock line (SCL) and a bidirectional data line (SDA). Whereas SCL uses the dedicated pin SCLK, SDA and Port line P2.3 share the pin, SDA/P2.3. When the $\mathrm{I}^{2} \mathrm{C}$-bus interface is enabled, SDA/P2.3 is disabled as a port line. Input signals on SCLK and SDA are filtered for enhanced noise immunity. When used as outputs, SCLK and SDA/P2.3 require an external pull-up resistor because they are open drain. If unused, SCLK and SDA/P2.3 should be tied to $\mathrm{V}_{\mathrm{SS}}$ (see Section 6.8, Option 2, Open-drain output).
Communication between CPU and $\mathrm{I}^{2} \mathrm{C}$-bus interface is handled through the four $\mathrm{I}^{2} \mathrm{C}$-bus interface registers S 0 , S0', S1 and S2 (see Fig.14).
A detailed description of the $I^{2} \mathrm{C}$-bus specification, with applications, is given in the brochure "The $I^{2} C$-bus and how to use it". This brochure may be ordered using the code 9398393 40011. Data handbook IC12, "²C
Peripherals"also contains this information, and data on all current $\mathrm{I}^{2} \mathrm{C}$-bus slave devices.

### 6.9.1 DATA SHIFT REGISTER (SO)

The data shift register converts serial data to a parallel format and vice versa. The leading bit of a serial transfer corresponds to the most significant bit of the parallel word. An interrupt request is issued after transfer of a complete byte and after detection of the valid $\mathrm{I}^{2} \mathrm{C}$-bus address. Register SO is read by MOV A, SO. It is written by MOV S0, A or MOV S0, \#data if the ESO (Enable Serial $\mathrm{I} / \mathrm{O}$ ) bit in the Status Register ( S 1 ) is set.

### 6.9.2 Address register (SO')

The address register contains the 7 -bit ${ }^{2} \mathrm{C}$-bus address of the device and the ALS (Always Selected) bit. When ALS is zero, which is the recommended mode of operation, bus transfers are ignored unless the valid device address immediately follows the start condition. Besides the stored 7-bit address, the 'general call address' (pre-defined as zero) is also acceptable as a valid address. If ALS is set, however, any transfer on the bus will be stored in the data shift register.
The address register S0' is write-only. It can be written by MOV S0, A and MOV S0, \#data if the ESO (Enable Serial $\mathrm{I} / \mathrm{O}$ ) bit in the Status Register ( S 1 ) is zero.

### 6.9.3 CLOCK CONTROL REGISTER (S2)

The Clock Control Register defines the frequency of $f_{\text {SCLK }}$ as the microcontroller clock frequency divided by an integer (see Table 3). It also defines ASC (Asymmetrical Clock) and ACK (Acknowledge).
If $\mathrm{ASC}=1$, the generated SCLK has a duty cycle of approximately $75 \%$. The asymmetrical clock limits the $\mathrm{I}^{2} \mathrm{C}$-bus transmission rate to below 55 kHz . Divisors 39, 45 and 51 are not allowed if ASC = 1 . However, an SCLK duty cycle of approximately $50 \%$ results if ASC $=0$. This permits ${ }^{2} \mathrm{C}$-bus transmission rates of up to 100 kHz . All divisors of Table 3 are available. It is, therefore, recommended to select ASC $=0$.
For the normal $I^{2} \mathrm{C}$-bus protocol ACK must be set. After each byte transfer an extra SCLK pulse is generated during which the receiver may acknowledge reception. If ACK is zero, no acknowledge phase is available. This mode is temporarily used when a master/receiver refuses the acknowledgement in order to signal an end of transmission to the slave transmitter (see Section 6.9.4.9).

The Clock Control Register (S2) is write-only. It can be written by MOV S2, A and MOV S2, \#data.


Fig. 14 Block diagram of the $\mathrm{I}^{2} \mathrm{C}$-bus interface.

## 8-bit microcontrollers

Table 3 fscLk as defined by Clock Control Register (S2)

| CC4 TO CCO (HEX) | $\begin{gathered} \mathbf{f}_{\text {xtal }} \text { DIVISOR } \\ \text { (Division Factor) } \end{gathered}$ | $\mathrm{f}_{\text {SCLK }}(\mathrm{kHz})$ at |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{f}_{\text {xtal }}=3.58 \mathrm{MHz}$ | $\mathrm{f}_{\text {xtal }}=10 \mathrm{MHz}$ | $\mathrm{f}_{\text {xtal }}=16 \mathrm{MHz}$ |
| 00 | forbidden | - | - | - |
| 01 | 39 | 91.8 | 256.4 ${ }^{(1)}$ | 410.3 ${ }^{(1)}$ |
| 02 | 45 | 79.5 | $222.2^{(1)}$ | $355.6{ }^{(1)}$ |
| 03 | 51 | 70.2 | $196.1^{(1)}$ | $313.7{ }^{(1)}$ |
| 04 | 63 | 56.8 | $158.7^{(1)}$ | 254.0(1) |
| 05 | 75 | 47.7 | $133.3{ }^{(1)}$ | $213.3{ }^{(1)}$ |
| 06 | 87 | 41.1 | $114.9{ }^{(1)}$ | 183.9(1) |
| 07 | 99 | 36.2 | 101.0(1) | $161.6{ }^{(1)}$ |
| 08 | 123 | 29.1 | 81.3 | $130.1{ }^{(1)}$ |
| 09 | 147 | 4.4 | 68.0 | $108.8{ }^{(1)}$ |
| 0A | 171 | 20.9 | 58.5 | 93.6 |
| 0B | 195 | 18.4 | 51.3 | 82.1 |
| OC | 243 | 14.7 | 41.2 | 65.8 |
| OD | 291 | 12.3 | 34.4 | 55.0 |
| OE | 339 | 10.6 | 29.5 | 47.2 |
| OF | 387 | 9.2 | 25.8 | 41.3 |
| 10 | 483 | 7.4 | 20.7 | 33.1 |
| 11 | 579 | 6.2 | 17.3 | 27.6 |
| 12 | 675 | 5.3 | 14.8 | 23.7 |
| 13 | 771 | 4.6 | 13.0 | 20.8 |
| 14 | 963 | 3.7 | 10.4 | 16.6 |
| 15 | 1155 | 3.1 | 8.7 | 13.9 |
| 16 | 1347 | 2.7 | 7.4 | 11.9 |
| 17 | 1539 | 2.3 | 6.5 | 10.4 |
| 18 | 1923 | 1.9 | 5.2 | 8.3 |
| 19 | 2307 | 1.6 | 4.3 | 6.9 |
| 1A | 2691 | 1.3 | 3.7 | 5.9 |
| 1B | 3075 | 1.2 | 3.3 | 5.2 |
| 1C | 3843 | 0.9 | 2.6 | 4.2 |
| 1D | 4611 | 0.8 | 2.2 | 3.5 |
| 1E | 5379 | 0.7 | 1.9 | 3.0 |
| 1F | 6147 | 0.6 | 1.6 | 2.6 |

## Note

1. Not permitted; maximum $\mathrm{f}_{\text {SCLK }}=100 \mathrm{kHz}$ in $\mathrm{I}^{2} \mathrm{C}$-bus systems.

### 6.9.4 Status Register (S1)

The Status Register controls the $\mathrm{I}^{2} \mathrm{C}$-bus interface and provides feedback concerning on-going bus transfers. Register S1 can be accessed by MOV A, S1; MOV S1, A and MOV S1, \#data. The lower nibble of the Status Register is twofold: control bits $\mathrm{BCO}, \mathrm{BC} 1, \mathrm{BC} 2$ and ESO can only be written, whereas feedback bits LRB, ADO, AAS and AL can only be read. Table 4 describes the status bits.

The status bits interact in intricate ways with each other. This must be kept in mind when an $\mathrm{I}^{2} \mathrm{C}$-bus application is programmed.

### 6.9.4.1 Master bit (MST) and Transmitter bit (TRX)

MST and TRX together define the state of the $I^{2} \mathrm{C}$-bus interface. When not engaged in a bus transfer MST and TRX should always be at zero, the slave/receiver state (see Fig.15). Return to this state is always performed by software. If the previous state was the master state, the transition (to slave/receiver by MOV1, \#D8H) involves a stop condition which, as a consequence, clears both MST and TRX.

The transition to the master/transmitter state is also a programmed event. However, transitions to the master/receiver and the slave/transmitter states occur automatically if $\mathrm{ALS}=0$ (standard $\mathrm{I}^{2} \mathrm{C}$-bus protocol). A slave/receiver becomes a slave/transmitter if $R / \bar{W}=1$ in its valid address (following the start condition). A master/transmitter becomes a master/receiver if $\mathrm{R} / \overline{\mathrm{W}}=1$ in the transmitted address.

### 6.9.4.2 Pending Interrupt Not bit (PIN)

If MST = 1 or, if $\mathrm{ALS}=1, \mathrm{PIN}$ is set to zero after every byte transfer. Conversely, PIN becomes zero when a valid address is detected and after each byte of the following transfer. In addition, the serial interrupt request, PIN = 0 initiates 'clock synchronization', i.e. the SCLK line is pulled to $\mathrm{V}_{\mathrm{SS}}$ as long as $\mathrm{PIN}=0$. With this feature a slave may slow down a master, thus providing time to read the Data Register (in the case of a slave/receiver) or to write to the data register (in the case of a slave/transmitter). PIN is cancelled by an access to register S0 or by explicitly setting PIN to one.
If the $\mathrm{I}^{2} \mathrm{C}$-bus/derivative interrupt is disabled, the $\mathrm{I}^{2} \mathrm{C}$-bus interface may be serviced by testing PIN directly in user software.

### 6.9.4.3 Bus Busy bit (BB)

The Bus Busy bit ( BB ) is controlled by the $\mathrm{I}^{2} \mathrm{C}$-bus interface or by software in the bus master to generate the start and stop conditions. When a master clears BB (by MOV S1, \#D8H), the ${ }^{2} \mathrm{C}$-bus interface automatically clears MST and TRX, thereby returning to the slave/receiver state (see Fig.15). If $B B=1$, write access to S1 is inhibited, except for the master or an addressed slave. Should BB be inadvertently set by excessive noise on the bus, the deadlock can be resolved by two consecutive MOV S1, \#18H, the first of which just clears BB.

When a slave/transmitter detects an end of transmission (signalled by the lack of an acknowledgment from the master receiver), it has to access S1 in order to cancel PIN and to become slave/receiver. However, BB should remain set. This is reflected by MOV S1, \#38H as illustrated in Fig.15. With PIN = 1, 'clock synchronization' terminates, enabling the master to generate the stop condition.

A start condition must only be generated when $\mathrm{BB}=0$; otherwise the $I^{2} \mathrm{C}$-bus interface will respond as if bus arbitration has been lost (see Section 6.9.4.4).

### 6.9.4.4 Arbitration Lost bit (AL)

The AL bit is set by the $\mathrm{I}^{2} \mathrm{C}$-bus interface when it loses a bus arbitration in the master/transmitter mode. MST and TRX are cleared simultaneously to enable the interface, now in slave/receiver mode, to determine if it is validly addressed by the device that won the arbitration. PIN is activated when the byte transfer is complete. AL will be cleared when the serial interrupt is cancelled.

### 6.9.4.5 Addressed As Slave bit (AAS)

AAS is set by the $\mathrm{I}^{2} \mathrm{C}$-bus interface following a start condition when the valid address is detected (ALS = 0 in register $S^{\prime}$ ) or when the first byte is received (ALS $=1$ in register $S 0^{\prime}$ ). AAS is cleared when the serial interrupt is cancelled.

### 6.9.4.6 Address Zero bit (ADO)

ADO is set, independently of ALS, by the $I^{2} \mathrm{C}$-bus interface when byte 00 H , the 'general call' address, is detected following a start condition. ADO is cleared after a repeated start or a stop condition.

### 6.9.4.7 Last Received Bit (LRB)

LRB corresponds to the last bit transferred. If $A C K=1$, LRB contains the acknowledgement bit. It remains valid as long as PIN $=0$.

### 6.9.4.8 Enable Serial I/O bit (ESO)

When ESO = 0 access to register SO' is enabled. SCLK is in the high-impedance state and SDA/P2.3 is available as a normal port line.
When ESO = 1 the $\mathrm{I}^{2} \mathrm{C}$-bus interface and access to register SO is enabled. Only when ESO = 1 may the other bits of register S1 be changed. SCLK and SDA/P2.3 are enabled as serial clock and data lines, respectively.

To avoid bus deadlock, ESO must be set to zero prior to the execution of the STOP instruction.

### 6.9.4.9 Bit Counter bits (BCO, BC1 and BC2)

The bit counter bits $B C 0, B C 1$ and $B C 2$ should all be at zero for normal ${ }^{2} \mathrm{C}$-bus operation. The bit counter is always cleared by a start condition. Therefore, all eight bits of the first byte are transferred.
If a non-zero bit counter value is chosen, it is only valid for one register SO transfer since the counter decrements to zero. An important use of the bit counter arises when a master/receiver signals an end of transmission by sending a negative acknowledge after the last byte received. To do this, the last byte is received with bit ACK $=0$ in register S2. The negative acknowledge is then issued by setting the bit counter to one and 'receiving' one bit from the HIGH level available on the SDA line.
The slave/transmitter interprets the same signals as a negative acknowledgement.

Table 4 Overview of Status Register bits

| BIT | NAME | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| MST | Master | R/W | MST = 0 : slave (SCLK input). MST = 1: master (SCLK output). |
| TRX | Transmitter |  | TRX = 0: receiver (SDA/P2.3 input. TRX = 1: transmitter (SDA/P2.3 output). |
| BB | Bus Busy | R/W | $B B=0$ : bus inactive $(R) /$ generates stop condition (W). $B B=1$ : bus busy (R)/generates start condition (W). |
| PIN | Pending Interrupt Not | R/W | PIN $=0$ : serial interrupt pending (after byte transfer, valid address or lost arbitration). SCLK line forced to $V_{\text {SS }}$. <br> PIN $=1$ : no serial interrupt pending. |
| ESO | Enable Serial Output | W | $\mathrm{ESO}=0$ : $1^{2} \mathrm{C}$-bus interface disabled/write access to SO ' possible. <br> $E S O=1: I^{2} \mathrm{C}$-bus interface enabled write access to SO possible. |
| $\begin{array}{\|l} \hline \mathrm{BC0} \text { to } \\ \mathrm{BC2} \end{array}$ | Bit Counter 0 to 2 | W | 3 -bit binary value of 0 to 7 , counting down the number of bits transferred ( 0 used for complete byte). |
| AL | Arbitration Lost | R | Set: when a bus conflict is lost. <br> Reset: when corresponding serial interrupt (PIN) is cancelled. |
| AAS | Addressed As Slave | R | Set: following a start condition if valid address is detected (ALS $=0$ ) or if first byte is received (ALS = 1). <br> Reset: when corresponding serial interrupt (PIN) is cancelled. |
| AD0 | Address zero | R | Set: following a start condition if byte 00 H ('general call' address) is detected. <br> Reset: after a repeated start or a stop condition. |
| LRB | Last Received Bit | R | Set or Reset depending on the value of the last bit transferred, acknowledgement bit if ACK $=1$. |



Fig. 15 State diagram of the $\mathrm{I}^{2} \mathrm{C}$-bus interface.

### 6.10 Timing

Every machine cycle consists of 10 time slots which are again subdivided into 3 clock periods each (see Fig.16).
Permitted clock frequencies range from 1 MHz to a maximum, which is a function of the supply voltage. At $\mathrm{V}_{\mathrm{DD}} \geq 4.5 \mathrm{~V}$, a 16 MHz maximum clock frequency is guaranteed.

The clock signal may be internally generated by an on-chip oscillator. Alternatively, an external clock may be applied to pin XTAL1. In this configuration, a short circuit with an internal pull-up transistor on XTAL1 may occur while the oscillator is inhibited (see Section 6.11). Care should be taken to avoid excessive current flow.


Fig. 16 Timing of a machine cycle.

### 6.11 Oscillator

The on-chip oscillator basically consists of an inverter stage which includes a feedback resistor and load capacitors (see Fig.17). In most applications, a quartz crystal will be connected between XTAL1 and XTAL2. Alternatively, a ceramic resonator or an inductor may be used as a timing element.

When the supply voltage drops below the power-on reference level, the oscillator is inhibited. The internal oscillator can also be inhibited by the STOP instruction under software control (see Section 6.13.2).

The transconductance $\left(g_{m}\right)$ of the inverter stage can be mask-programmed, thereby optimizing the oscillator for a specific frequency and resonator. Three standard transconductance options, referred to as LOW, MEDIUM and HIGH, can be specified by the user.

With $\mathrm{C}_{1}=\mathrm{C}_{2}=10 \mathrm{pF}$ on-chip, external capacitors are not required for quartz oscillators. However, for adequate frequency stability, PXE resonators need external capacitors in the order of the static resonator capacitance $\mathrm{C}_{0}$, such as external $\mathrm{C}_{1}=\mathrm{C}_{2}=30$ to 100 pF .

Oscillator start-up time depends mainly on the external timing element. The start-up time of a quartz crystal is


Fig. 17 Oscillator with integrated elements.

$$
\begin{equation*}
4.2\left[R_{X} \omega^{2}\left(C_{L}+C_{0}+C_{F}\right)^{2}+\frac{1}{R_{P}}\right]<g_{m}<\frac{C 1 \times C 2}{\left[R_{X}\left(C_{0}+C_{F}\right)^{2}+\frac{1}{\omega^{2} R_{P}}\right]} \tag{1}
\end{equation*}
$$

### 6.12 Reset

To ensure proper start-up, the microcontroller must be initialized to a defined starting condition. The device executes the first instruction 1866 clock cycles after the falling edge of the internal reset.

### 6.12.1 PASSIVE EXTERNAL RESET

A passive reset is generated by the RC circuit illustrated in Fig.19. While $\mathrm{V}_{\mathrm{DD}}$ rises, the discharged $\mathrm{C}_{\text {reset }}$ keeps the RESET pin near the $V_{D D}$ level. When $V_{D D}$ crosses the power-on reference level ( $\mathrm{V}_{\text {ref }}$ ) the power-on reset circuit generates a reset pulse of approximately $50 \mu \mathrm{~s}$. This pulse is without effect since it feeds into the reset signal forced by the one on the RESET pin. The $f_{\text {xtal }}$ dependent minimum $\mathrm{V}_{\mathrm{DD}}$ must be reached before the voltage on

RESET drops below $\mathrm{V}_{\mathrm{IH}}=0.7 \mathrm{~V}_{\mathrm{DD}}$. This translates into a lower bound for $\mathrm{C}_{\text {reset }} \mathrm{R}_{\text {reset }}$ equal to twice the rise time of $\mathrm{V}_{\mathrm{DD}}$ (for linearly rising $\mathrm{V}_{\mathrm{DD}}$ ) or eight times the time constant of $\mathrm{V}_{\mathrm{DD}}$ (for exponentially rising $\mathrm{V}_{\mathrm{DD}}$ ). The internal diode rapidly discharges $\mathrm{C}_{\text {reset }}$ when $\mathrm{V}_{\mathrm{DD}}$ falls off, ensuring reliable reset even after short interruptions of supply voltage. To avoid overload of the internal diode, an external diode should be added in parallel if $\mathrm{C}_{\text {reset }}>2.2 \mu \mathrm{~F}$.

### 6.12.2 Active external reset

An active reset can be generated by driving the RESET pin HIGH from an external logic device. Such an active reset pulse should not fall off before $V_{D D}$ has reached its $\mathrm{f}_{\mathrm{xtal}}$ dependent minimum operating value.


Fig. 19 Passive external reset

### 6.12.3 INTERNAL RESET

In systems where $V_{D D}$ reaches its $f_{x t a l}$ dependent minimum operating value before the clock $\mathrm{f}_{\mathrm{xtal}}$ is applied, reset can be performed without external components. This condition is generally fulfilled with quartz and PXE resonators since oscillator start-up takes several milliseconds. Besides, rapid power-up is usually available in battery-powered systems.

If the internal power-on reset is used the RESET pin should be connected to $\mathrm{V}_{\mathrm{SS}}$. When $\mathrm{V}_{\mathrm{DD}}$ increases above the power-on reference level $\mathrm{V}_{\text {ref }}$, the power-on-reset circuit generates a reset pulse of approximately $50 \mu \mathrm{~s}$. This pulse guarantees proper initialization under the conditions defined above.

The power-on reference level $\mathrm{V}_{\text {ref }}$ is a mask option.
The user can select a reference voltage between 1.2 V and 3.6 V in discrete steps of 100 mV . The accuracy of the reference voltage is $\pm 500 \mathrm{mV}$ for the $\mathrm{V}_{\text {ref }}$ range 1.2 V to 3.0 V and $\pm 800 \mathrm{mV}$ for the $\mathrm{V}_{\text {ref }}$ range 3.1 V to 3.6 V . The chosen $\mathrm{V}_{\text {ref }}$ should have sufficient margin regarding the minimum intended $V_{D D}$.

A mask option without an internal power-on reset circuit is also available. It is recommended if the user does not intend to use the internal power-on-reset circuit. In this case, the supply current requirements in Stop mode (see Section 6.13.2) will reduce to the level of leakage currents, i.e. virtually zero at ambient temperature.

### 6.12.4 Reset state

After a reset, the device state is characterized as follows:

- Program Counter 0
- Memory bank 0
- Register bank 0 - Stack Pointer 0 (location pair 8 and 9)
- All interrupts disabled
- Timer/event counter 1 stopped and cleared
- Timer prescaler modulo-32 (PS = 0)
- Timer flag cleared
- All port flip-flops (except SDA/P2.3) set to 1 (set option) or 0 (reset option) as selected by the user
- SDA/P2.3 is high-impedance with the port flip-flop set to 1
- SCLK is high-impedance
- $I^{2} \mathrm{C}$-bus interface disabled ( $\mathrm{ESO}=0$ ) and in slave/receiver mode (S0, S0', S1 and S2 cleared except for PIN = 1)
- Idle and Stop modes cancelled.


### 6.13 Reduced power modes

### 6.13.1 IDLE MODE

The Idle mode is very useful in low-power applications. When all computational tasks are completed, the device can be put into standby instead of into a busy waiting loop. Nevertheless, the device is on the alert and ready to respond rapidly to any interrupt.

The microcontroller enters the Idle mode via the IDLE instruction. In the Idle mode, all activity is halted except for the oscillator, the timer/event counter 1 and the $\mathrm{I}^{2} \mathrm{C}$-bus interface (if available).

The microcontroller leaves the Idle mode when an enabled interrupt occurs. The interrupt routine is executed before operation resumes with the instruction following the IDLE opcode.

For timer/event counter interrupts and $\mathrm{I}^{2} \mathrm{C}$-bus/derivative interrupts, termination of the Idle mode is straightforward. However, care must be taken when the Idle mode is left by the external interrupt since INT/T0 is negative-edge responding. If INT/T0 was LOW prior to entering the Idle mode, it must be taken HIGH before the negative edge can be generated. Figure 20 specifies the exact timing for leaving the Idle mode via the external interrupt $\overline{\mathrm{INT}} / \mathrm{TO}$.

If no interrupt is enabled, the Idle mode can only be terminated by an active signal on the RESET pin. A normal reset sequence is executed (see Fig.20).


Fig. 20 Entering and leaving the Idle mode.

### 6.13.2 Stop MODE

The Stop mode allows very low-power applications. When all computational tasks are completed, the device can be almost completely shut off by stopping its oscillator. In contrast to the Idle mode, the device is not ready to respond rapidly to any interrupt.

The microcontroller enters the Stop mode via the STOP instruction. The oscillator is switched off. All internal states and I/O levels are maintained.

The microcontroller leaves the Stop mode by a LOW level on $\overline{\mathrm{INT}} / \mathrm{TO}$ or a reset. In the latter case, a normal reset sequence is executed (see Fig.21).

In contrast to the Idle mode and the external interrupt mechanism, the microcontroller responds to a LOW level on $\overline{\mathrm{INT}} / \mathrm{TO}$ rather than to a negative edge. If $\overline{\mathrm{NT}} / \mathrm{TO}$ is LOW when the STOP instruction is executed, the Stop mode will not be entered.
A negative edge on $\overline{\mathrm{INT}} / \mathrm{TO}$ continues program execution after a 1866 clock cycle delay, which ensures proper oscillator start-up. If the external interrupt is enabled, the device executes the instruction following the STOP opcode before diverting to the interrupt routine. If the external interrupt is disabled, program execution continues with the instructions following the STOP opcode (see Fig.21).


Fig. 21 Entering and leaving the Stop mode.

### 6.14 Derivative logic

Derivative logic is provided with many members of the PCF84CxxxA family. The detailed description of the derivative circuitry is given in the data sheet of the specific device. In this section, the shared principles of derivative logic are briefly reviewed.

Derivative registers are accessed over the internal bus. The derivative registers are write-only, read-only or
read/write (see Fig.22). They are addressed through the derivative address register when the derivative input/output instructions (MOV A, Dx; MOV Dx, A; ANL Dx, A and ORL Dx, A) are executed.

Derivative interrupts share the line PIN with the $\mathrm{I}^{2} \mathrm{C}$-bus interrupt (if available). When the derivative interrupt routine is executed, the PIN line must be de-activated by software.


Fig. 22 Block diagram of derivative logic.

Table 6 Summary of mask options

| FEATURE | OPTION | DESCRIPTION |
| :--- | :--- | :--- |
| ROM | any mix of instructions | program; size restricted by ROM size (see Tables 7 and 8) |
| Ports | option 1 | standard output (see Fig.11) |
|  | option 2 | open drain output (see Fig.12) |
|  | option 3 | push-pull output (see Fig.13) |
|  | set | flip-flop at logic 1 after reset |
|  | reset | flip-flop at logic 0 after reset |
| Oscillator | $g_{m L}$ | LOW transconductance |
|  | $g_{m M}$ | MEDIUM transconductance |
|  | $g_{m H}$ | HIGH transconductance |

## 7 INSTRUCTION SET

The PCF84CxxxA instruction set consists of over 100 one and two-byte instructions. Program code efficiency is high because all RAM locations and all ROM locations on a 256-byte page require only a single-byte address. Table 8 lists the symbols that are used in Table 7 and the Instruction map is shown in Section 7.1.

Table 7 PCF84CxxxA family instruction set

| MNEMONIC | OPCODE <br> (HEX) | BYTES/ <br> CYCLES | DESCRIPTION | FUNCTION | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |

ACCUMULATOR

| ADD A, Rr ${ }^{(1)}$ | $6<8+r>$ | 1/1 | Add register contents to A | $(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{Rr})$ | $r=0$ to 7 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ADD A, @Rr ${ }^{(1)}$ | 6 r | 1/1 | Add RAM data, addressed by Rr, to A | $(\mathrm{A}) \leftarrow(\mathrm{A})+((\mathrm{Rr}))$ | $r=0,1$ |
| ADD A, \#data ${ }^{(1)}$ | 03 data | 2/2 | Add immediate data to A | $(A) \leftarrow(A)+$ data |  |
| ADDC A, Rr ${ }^{(1)}$ | $7<8+r>$ | 1/1 | Add carry and register contents to A | $(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{Rr})+(\mathrm{C})$ | $r=0$ to 7 |
| ADDC A, @Rr ${ }^{(1)}$ | 7 r | 1/1 | Add carry and RAM data, addressed by Rr , to A | $(A) \leftarrow(A)+((R r))+(C)$ | $r=0,1$ |
| ADDC A, \#data ${ }^{(1)}$ | 13 data | 2/2 | Add carry and immediate data to A | $(\mathrm{A}) \leftarrow(\mathrm{A})+$ data $+(\mathrm{C})$ |  |
| ANL A, Rr | $5<8+r>$ | 1/1 | AND Rr with A | $(\mathrm{A}) \leftarrow(\mathrm{A})$ AND (Rr) | $r=0$ to 7 |
| ANL A, @Rr | 5 r | 1/1 | AND RAM data addressed by Rr, with A | $(\mathrm{A}) \leftarrow(\mathrm{A})$ AND $((\mathrm{Rr}))$ | $r=0,1$ |
| ANL A, \#data | 53 data | 2/2 | AND immediate data with A | $(\mathrm{A}) \leftarrow(\mathrm{A})$ AND data |  |
| ORL A, Rr | $4<8+r>$ | 1/1 | OR Rr with A | $(A) \leftarrow(A) O R(R r)$ | $r=0$ to 7 |
| ORL A, @Rr | 4r | 1/1 | OR RAM data, addressed by Rr, with A | $(A) \leftarrow(A) O R((R r))$ | $r=0,1$ |
| ORL A, \#data | 43 data | 2/2 | OR immediate data with $A$ | $(A) \leftarrow(A)$ OR data) |  |
| XRL A, Rr | D<8 +r> | 1/1 | XOR Rr with A | $(A) \leftarrow(A) X O R(R r)$ | $r=0$ to 7 |
| XRL A, @Rr | Dr | 1/1 | XOR RAM data, addressed by Rr, with A | $(\mathrm{A}) \leftarrow(\mathrm{A}) \mathrm{XOR}((\mathrm{Rr}))$ | $r=0,1$ |
| XRL A, \#data | D3 data | 2/2 | XOR immediate data with A | $(\mathrm{A}) \leftarrow(\mathrm{A}) \mathrm{XOR}$ data) |  |
| INC A | 17 | 1/1 | Increment A by 1 | $(A) \leftarrow(A)+1$ |  |
| DEC A | 07 | 1/1 | Decrement A by 1 | $(A) \leftarrow(A)-1$ |  |
| CLR A | 27 | 1/1 | Clear A to zero | $(\mathrm{A}) \leftarrow 0$ |  |
| CPL A | 37 | 1/1 | One's complement A | $(\mathrm{A}) \leftarrow \mathrm{NOT}(\mathrm{A})$ |  |
| RL A | E7 | 1/1 | Rotate A left | $\begin{aligned} & \left(A_{n+1}\right) \leftarrow\left(A_{n}\right), \\ & \left(A_{0}\right) \leftarrow\left(A_{7}\right) \end{aligned}$ | $\mathrm{n}=0$ to 6 |
| RLC $\mathrm{A}^{(2)}$ | F7 | 1/1 | Rotate A left through carry | $\begin{aligned} & \left(A_{n+1}\right) \leftarrow\left(A_{n}\right), \\ & \left(A_{0}\right) \leftarrow(C),(C) \leftarrow\left(A_{7}\right) \end{aligned}$ | $\mathrm{n}=0$ to 6 |
| RR A | 77 | 1/1 | Rotate A right | $\begin{aligned} & \left(A_{n}\right) \leftarrow\left(A_{n+1}\right), \\ & \left(A_{7}\right) \leftarrow\left(A_{0}\right) \end{aligned}$ | $\mathrm{n}=0$ to 6 |
| RRC $A^{(2)}$ | 67 | 1/1 | Rotate A right through carry | $\begin{aligned} & \left(A_{n}\right) \leftarrow\left(A_{n+1}\right), \\ & \left(A_{7}\right) \leftarrow(C),(C) \leftarrow\left(A_{0}\right) \end{aligned}$ | $\mathrm{n}=0$ to 6 |
| DA $\mathrm{A}^{(2)}$ | 57 | 1/1 | Decimal adjust A | $\begin{aligned} & (A) \leftarrow(A)+06 H \text { if } \\ & A C=1 \text { or }\left(A_{0-3}\right)>9 ; \\ & (A) \leftarrow(A)+60 H \text { if } \\ & \left(A_{4-7}\right)>9 \end{aligned}$ |  |
| SWAP A ${ }^{(2)}$ | 47 | 1/1 | Swap nibbles of $A$ | $\left(\mathrm{A}_{4-7}\right) \leftrightarrow\left(\mathrm{A}_{0-3}\right)$ |  |


| MNEMONIC | OPCODE <br> (HEX) | BYTES/ CYCLES | DESCRIPTION | FUNCTION | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DATA MOVES |  |  |  |  |  |
| MOV A, Rr <br> MOV A, @Rr <br> MOV A, \#data <br> MOV Rr, A <br> MOV@Rr, A <br> MOV Rr, \#data <br> MOV @Rr, \#data <br> XCH A, Rr <br> XCH A, @Rr <br> XCHD A, @Rr <br> MOV A, PSW <br> MOV PSW, $\mathrm{A}^{(3)}$ <br> MOV P A, @A | $\begin{array}{\|l} \mathrm{F}<8+\mathrm{r}> \\ \mathrm{Fr} \\ 23 \text { data } \\ \mathrm{A}<8+\mathrm{r}> \\ \mathrm{Ar} \\ \\ \mathrm{~B}<8+\mathrm{r}> \\ \text { data } \\ \mathrm{Br} \text { data } \\ \\ 2<8+r> \\ 2 r \\ 3 r \\ 3 r \\ C 7 \\ \text { D7 } \\ \text { A3 } \end{array}$ | $\begin{array}{\|l} \hline 1 / 1 \\ 1 / 1 \\ 2 / 2 \\ 1 / 1 \\ 1 / 1 \\ 2 / 2 \\ 2 / 2 \\ 2 \\ 1 / 1 \\ 1 / 1 \\ 1 / 1 \\ 1 / 1 \\ 1 / 1 \\ 1 / 1 \\ 1 / 2 \end{array}$ | Move register contents to A <br> Move RAM data addressed by Rr, to A <br> Move immediate data to $A$ <br> Move Accumulator contents to register <br> Move Accumulator contents to RAM location addressed by Rr <br> Move immediate data to Rr <br> Move immediate data to RAM location addressed by Rr <br> Exchange A contents with Rr <br> Exchange Accumulator contents with RAM data addressed by Rr <br> Exchange lower nibbles of A and RAM data addressed by Rr <br> Move PSW contents to Accumulator <br> Move Accumulator bit 3 to $\mathrm{PSW}_{3}$ (PS) <br> Move indirectly addressed data in current page to $A$ | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{Rr}) \\ & (\mathrm{A}) \leftarrow((\mathrm{Rr})) \\ & (\mathrm{A}) \leftarrow \text { data } \\ & (\mathrm{Rr}) \leftarrow(\mathrm{A}) \\ & ((\mathrm{Rr})) \leftarrow(\mathrm{A}) \\ & \\ & (\mathrm{Rr}) \leftarrow \text { data } \\ & \\ & ((\mathrm{R} 0)) \leftarrow \text { data } \\ & \\ & (\mathrm{A}) \leftrightarrow(\mathrm{Rr}) \\ & (\mathrm{A}) \leftrightarrow((\mathrm{Rr})) \\ & \\ & (\mathrm{A} 0-3) \leftarrow\left(\left(\operatorname{Rr} r_{0-3}\right)\right) \\ & (\mathrm{A}) \leftarrow(\mathrm{PSW}) \\ & (\mathrm{PS}) \leftarrow\left(\mathrm{A}_{3}\right) \\ & \left(\mathrm{PC} \mathrm{C}_{0-7}\right) \leftarrow(\mathrm{A}), \\ & (\mathrm{A}) \leftarrow((\mathrm{PC})) \end{aligned}$ | $\begin{aligned} & r=0 \text { to } 7 \\ & r=0,1 \\ & r=0 \text { to } 7 \\ & r=0,1 \\ & r=0 \text { to } 7 \\ & r=0,1 \\ & r=0 \text { to } 7 \\ & r=0,1 \\ & r=0,1 \end{aligned}$ |
| CARRY FLAG |  |  |  |  |  |
| $\begin{array}{\|l} \hline \mathrm{CLR} \mathrm{C}^{(2)} \\ \mathrm{CPL} \mathrm{C} \end{array}$ | $\begin{aligned} & 97 \\ & \text { A7 } \end{aligned}$ | $\begin{array}{l\|} \hline 1 / 1 \\ 1 / 1 \end{array}$ | Clear carry bit Complement carry bit | $\begin{aligned} & (\mathrm{C}) \leftarrow 0 \\ & (\mathrm{C}) \leftarrow \mathrm{NOT}(\mathrm{C}) \end{aligned}$ |  |
| REGISTER |  |  |  |  |  |
| INC Rr INC @Rr <br> DEC Rr <br> DEC @Rr | $\begin{aligned} & 1<8+r> \\ & 1 r \\ & \mathrm{C}<8+r> \\ & \mathrm{Cr} \end{aligned}$ | $\begin{aligned} & \hline 1 / 1 \\ & 1 / 1 \\ & 1 / 1 \\ & 1 / 1 \end{aligned}$ | Increment register by 1 Increment RAM data, addressed by Rr, by 1 <br> Decrement register by 1 <br> Decrement RAM data addressed by Rr, by 1 | $\begin{aligned} & (\operatorname{Rr}) \leftarrow(\operatorname{Rr})+1 \\ & ((\operatorname{Rr})) \leftarrow((\operatorname{Rr}))+1 \\ & \\ & (\operatorname{Rr}) \leftarrow(\operatorname{Rr})-1 \\ & ((\mathrm{Rr})) \leftarrow((\mathrm{Rr}))-1 \end{aligned}$ | $\begin{aligned} & r=0 \text { to } 7 \\ & r=0,1 \\ & r=0 \text { to } 7 \\ & r=0,1 \end{aligned}$ |


| MNEMONIC | OPCODE <br> (HEX) | BYTES/ CYCLES | DESCRIPTION | FUNCTION | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BRANCH |  |  |  |  |  |
| JMP addr | $\begin{aligned} & \mid<2 n>4 \\ & \text { addr } \end{aligned}$ | 2/2 | Unconditional jump within a 2 kbyte bank | $\begin{aligned} & \left(\mathrm{PC}_{8-10}\right) \leftarrow \mathrm{n} \\ & \left(\mathrm{PC}_{0-7}\right) \leftarrow \mathrm{addr} \\ & \left(\mathrm{PC}_{11-12}\right) \leftarrow \\ & (\mathrm{MBFF} 0-1) \end{aligned}$ | $\mathrm{n}=0$ to 7 |
| JMPP @A | B3 | 1/2 | Indirect jump within a page | $\left(\mathrm{PC}_{0-7}\right) \leftarrow((\mathrm{A}))$ |  |
| DJZN Rr, addr | $\begin{array}{\|l} \mathrm{E}<8+\mathrm{r}> \\ \text { addr } \end{array}$ | 2/2 | Decrement Rr by 1 and jump if not zero to addr | $(\operatorname{Rr}) \leftarrow(\operatorname{Rr})-1$; if ( Rr ) not zero, then $\left(\mathrm{PC}_{0-7}\right) \leftarrow \mathrm{addr}$ | $r=0$ to 7 |
| DJNZ @Rr, addr | Er | 2/2 | Decrement RAM data, addressed by Rr, by 1 and jump if not zero to addr | $\begin{aligned} & ((\operatorname{Rr})) \leftarrow((\operatorname{Rr}))-1 \text {; } \\ & \text { if }((\operatorname{Rr})) \text { not zero, then } \\ & \left(\mathrm{PC}_{0-7}\right) \leftarrow \text { addr } \end{aligned}$ | $r=0$ to 1 |
| JBb addr | $\begin{aligned} & <2 b+1> \\ & 2 \text { addr } \end{aligned}$ | 2/2 | Jump to addr if Accumulator bit $\mathrm{b}=1$ | $\begin{aligned} & \text { If }\left(\mathrm{A}_{\mathrm{b}}\right)=1 \text {, then } \\ & \left(\mathrm{PC}_{0-7}\right) \leftarrow \text { addr } \end{aligned}$ | $b=0$ to 7 |
| JC addr | F6 addr | 2/2 | Jump to addr if C = 1 | If $(C)=1$, then $\left(\mathrm{PC}_{0-7}\right) \leftarrow$ addr |  |
| JNC addr | E6 addr | 2/2 | Jump to addr if C = 0 | $\begin{aligned} & \text { If }(\mathrm{C})=0 \text {, then } \\ & \left(\mathrm{PC}_{0-7}\right) \leftarrow \text { addr } \end{aligned}$ |  |
| JZ addr | C6 addr | 2/2 | Jump to addr if A = 0 | $\begin{aligned} & \text { If }(\mathrm{A})=0 \text {, } \\ & \left(\mathrm{PC}_{0-7}\right) \leftarrow \text { addr } \end{aligned}$ |  |
| JNZ addr | 96 addr | 2/2 | Jump to addr if A is NOT zero | If $(A) \neq 0$, then $\left(\mathrm{PC}_{0-7}\right) \leftarrow$ addr |  |
| JT0 addr | 36 addr | 2/2 | Jump to addr if T0 = 1 | If $\mathrm{TO}=1$, then $\left(\mathrm{PC}_{0-7}\right) \leftarrow$ addr |  |
| JNT0 addr | 26 addr | 2/2 | Jump to addr if T0 = 0 | If $\mathrm{TO}=0$, then $\left(\mathrm{PC}_{0-7}\right) \leftarrow$ addr |  |
| JT1 addr | 56 addr | 2/2 | Jump to addr if T1 = 1 | If $\mathrm{T} 1=1$, then $\left(\mathrm{PC}_{0-7}\right) \leftarrow$ addr |  |
| JNT1 addr | 46 addr | 2/2 | Jump to addr if T1 = 0 | $\begin{aligned} & \text { If } \mathrm{TO}=0 \text {, then } \\ & \left(\mathrm{PC}_{0-7}\right) \leftarrow \text { addr } \end{aligned}$ |  |
| JTF addr ${ }^{(4)}$ | 16 addr | 2/2 | Jump to addr if Timer Flag = 1 | If $\mathrm{TF}=1$, then $\left(\mathrm{PC}_{0-7}\right) \leftarrow \mathrm{addr}$ |  |
| JNTF addr ${ }^{(4)}$ | 06 addr | 2/2 | Jump to addr if Timer Flag = 0 | If $\mathrm{TO}=0$, then $\left(\mathrm{PC}_{0-7}\right) \leftarrow$ addr |  |


| MNEMONIC | OPCODE (HEX) | BYTES/ CYCLES | DESCRIPTION | FUNCTION | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TIMER/EVENT COUNTER |  |  |  |  |  |
| MOV A,T <br> MOV T, A <br> STRT CNT <br> STRT T <br> STOP TCNT <br> EN TCNTI <br> DIS TCNTI | $\begin{aligned} & 42 \\ & 62 \\ & 45 \\ & 55 \\ & 65 \\ & 25 \\ & 35 \end{aligned}$ | $\begin{aligned} & \hline 1 / 1 \\ & 1 / 1 \\ & 1 / 1 \\ & 1 / 1 \\ & 1 / 1 \\ & 1 / 1 \\ & 1 / 1 \end{aligned}$ | Move timer/event counter contents to $A$ <br> Move A contents to timer/event counter <br> Start event counter <br> Start timer <br> Stop timer/event counter <br> Enable timer/event counter interrupt <br> Disable timer/event counter interrupt | $\begin{aligned} & (A) \leftarrow(T) \\ & (T) \leftarrow(A) \end{aligned}$ |  |
| CONTROL |  |  |  |  |  |
| EN I <br> DIS I <br> SEL RBO ${ }^{(5)}$ <br> SEL RB1 ${ }^{(5)}$ <br> SEL MBO ${ }^{(10)}$ <br> SEL MB1 ${ }^{(10)}$ <br> SEL MB2 ${ }^{(10)}$ <br> SEL MB3 ${ }^{(10)}$ <br> STOP <br> IDLE | $\begin{aligned} & 05 \\ & 15 \\ & \text { C5 } \\ & \text { D5 } \\ & \text { E5 } \\ & \text { F5 } \\ & \text { A5 } \\ & \text { B5 } \\ & 22 \\ & 01 \end{aligned}$ | $\begin{aligned} & \hline 1 / 1 \\ & 1 / 1 \\ & 1 / 1 \\ & 1 / 1 \\ & 1 / 1 \\ & 1 / 1 \\ & \\ & 1 / 1 \\ & \\ & 1 / 1 \\ & \\ & 1 / 1 \\ & 1 / 1 \end{aligned}$ | Enable external (chip enable) interrupt Disable external (chip enable) interrupt <br> Select register bank 0 <br> Select register bank 1 <br> Select program memory bank 0 <br> Select program memory bank 1 <br> Select program memory bank 2 <br> Select program memory bank 3 <br> Enter Stop mode <br> Enter Idle mode | $\begin{aligned} & (\text { RBS }) \leftarrow 0 \\ & (\text { RBS }) \leftarrow 1 \\ & (\text { MBFF0 }) \leftarrow 0, \\ & (\text { MBFF1 }) \leftarrow 0 \\ & (\text { MBFF0 }) \leftarrow 1, \\ & (\text { MBFF1 }) \leftarrow 0 \\ & (\text { MBFF0 }) \leftarrow 0, \\ & (\text { MBFF1 }) \leftarrow 1 \\ & (\text { MBFF0 }) \leftarrow 1, \\ & (\text { MBFF1 }) \leftarrow 1 \end{aligned}$ |  |
| SUBROUTINE |  |  |  |  |  |
| CALL addr( ${ }^{(6)}$ <br> RET ${ }^{(6)}$ <br> RETR ${ }^{(6)}$ | $\mid<2 n+1>$ <br> 4addr <br> 83 <br> 93 | 2/2 <br> $1 / 2$ 1/2 | Jump to subroutine <br> Return from subroutine <br> Return from interrupt and restore bits 4, 6 and 7 of PSW | $\begin{aligned} & ((\mathrm{SP})) \leftarrow(\mathrm{PC}) \\ & (\mathrm{PSW} \\ & 4,6,7), \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})+1, \\ & \left(\mathrm{PC}_{8-10}\right) \leftarrow \mathrm{n}, \\ & \left(\mathrm{PC}_{0-7}\right) \leftarrow \mathrm{addr}, \\ & \left(\mathrm{PC}_{11-12}\right) \\ & \leftarrow(\mathrm{MBFF} 0-1) \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})-1, \\ & (\mathrm{PC}) \leftarrow((\mathrm{SP})) \\ & (\mathrm{SP}) \leftarrow(\mathrm{SP})-1, \\ & (\mathrm{PSW}, \\ & (\mathrm{PC}) \leftarrow(\mathrm{SP}) \mathrm{l})+ \\ & (\mathrm{SP})) \end{aligned}$ | $\mathrm{n}=0$ to 7 |


| MNEMONIC | OPCODE (HEX) | BYTES/ CYCLES | DESCRIPTION | FUNCTION | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PARALLEL INPUT/OUTPUT |  |  |  |  |  |
| IN A, PO IN A, P1 IN A, P2 ${ }^{(7)}$ OUTL PO, A OUTL P1, A OUTL P2, A ANL P0, \#data ANL P1, \#data ANL P2, \#data ORL P0, \#data ORL P1, \#data ORL P2, \#data | 08 09 0 A 38 39 3 A 98 data 99 data 9 A data 88 data 89 data 8 A data | $\begin{aligned} & \hline 1 / 2 \\ & 1 / 2 \\ & 1 / 2 \\ & 1 / 2 \\ & 1 / 2 \\ & 1 / 2 \\ & 2 / 2 \\ & 2 / 2 \\ & 2 / 2 \\ & 2 / 2 \\ & 2 / 2 \\ & 2 / 2 \end{aligned}$ | Input Port 0 data to Accumulator Input Port 1 data to Accumulator Input Port 2 data to Accumulator Output A data to Port 0 Output A data to Port 1 Output A data to Port 2 AND Port 0 data with immediate data AND Port 1 data with immediate data AND Port 2 data with immediate data OR Port 0 data with immediate data OR Port 1 data with immediate data OR Port 2 data with immediate data | $\begin{aligned} & \hline(\mathrm{A}) \leftarrow(\mathrm{P} 0) \\ & (\mathrm{A}) \leftarrow(\mathrm{P} 1) \\ & (\mathrm{A}) \leftarrow(\mathrm{P} 2) \\ & (\mathrm{P} 0) \leftarrow(\mathrm{A}) \\ & (\mathrm{P} 1) \leftarrow(\mathrm{A}) \\ & (\mathrm{P} 2) \leftarrow(\mathrm{A}) \\ & (\mathrm{P} 0) \leftarrow(\mathrm{P} 0) \text { AND data } \\ & (\mathrm{P} 1) \leftarrow(\mathrm{P} 1) \text { AND data } \\ & (\mathrm{P} 2) \leftarrow(\mathrm{P} 2) \text { AND data } \\ & (\mathrm{P} 0) \leftarrow(\mathrm{P} 0) \text { OR data } \\ & (\mathrm{P} 1) \leftarrow(\mathrm{P} 1) \text { OR data } \\ & (\mathrm{P} 2) \leftarrow(\mathrm{P} 2) \text { OR data } \end{aligned}$ |  |
| DERIVATIVE INPUT/OUTPUT |  |  |  |  |  |
| MOV A, Dx ${ }^{(8)}$ <br> MOV Dx, $A^{(8)}$ <br> ANL $D x, A^{(8)}$ <br> ORL Dx, $\mathrm{A}^{(8)}$ | 8C direct 8D direct 8E direct 8F direct | 2/2 <br> $2 / 2$ <br> $2 / 2$ <br> $2 / 2$ | Move derivative register contents to $A$ <br> Move A contents to derivative register <br> AND derivative register with A <br> OR derivative register with $A$ | $\begin{aligned} & (A) \leftarrow(D x) \\ & (D x) \leftarrow(A) \\ & (D x) \leftarrow(D x) \text { AND }(A) \\ & (D x) \leftarrow(D x) \text { OR }(A) \end{aligned}$ | $\begin{aligned} & \hline x=0 \text { to } \\ & 255 \\ & x=0 \text { to } \\ & 255 \\ & x=0 \text { to } \\ & 255 \\ & x=0 \text { to } \\ & 255 \end{aligned}$ |
| SERIAL INPUT/OUTPUT ( ${ }^{2} \mathrm{C}$-bus operations) |  |  |  |  |  |
| MOV A, SO <br> MOV A, S1 ${ }^{(9)}$ <br> MOV SO, A <br> MOV S1, A ${ }^{(9)}$ <br> MOV S2, A <br> MOV S0, \#data <br> MOV S1, \#data ${ }^{(9)}$ <br> MOV S2, \#data <br> EN SI <br> DIS SI <br> NOP | OC <br> OD <br> 3C <br> 3D <br> 3E <br> 9C data <br> 9D data <br> 9E data <br> 85 <br> 95 <br> 00 | 1/2 <br> 1/2 <br> 1/2 <br> 1/2 <br> 1/2 <br> 2/2 <br> $2 / 2$ <br> 2/2 <br> 1/1 <br> 1/1 <br> $1 / 1$ | Move $\mathrm{I}^{2} \mathrm{C}$-bus register 0 contents to A Move $\mathrm{I}^{2} \mathrm{C}$-bus register 1 contents to A Move A contents to $I^{2} \mathrm{C}$-bus register 0 Move A contents to $I^{2} \mathrm{C}$-bus register 1 Move A contents to $I^{2} \mathrm{C}$-bus register 2 Move immediate data to $\mathrm{I}^{2} \mathrm{C}$-bus register 0 <br> Move immediate data to $\mathrm{I}^{2} \mathrm{C}$-bus register 1 <br> Move immediate data to $\mathrm{I}^{2} \mathrm{C}$-bus register 2 <br> Enable serial I/O interrupt <br> Disable serial I/O interrupt <br> No operation | $\begin{aligned} & (\mathrm{A}) \leftarrow(\mathrm{S} 0) \\ & (\mathrm{A}) \leftarrow(\mathrm{S} 1) \\ & (\mathrm{S} 0) \leftarrow(\mathrm{A}) \\ & (\mathrm{S} 1) \leftarrow(\mathrm{A}) \\ & (\mathrm{S} 2) \leftarrow(\mathrm{A}) \\ & (\mathrm{S} 0) \leftarrow \text { data } \\ & \\ & (\mathrm{S} 1) \leftarrow \text { data } \\ & \\ & (\mathrm{S} 2) \leftarrow \text { data } \\ & \\ & \\ & \\ & \left(\mathrm{PC}_{0-10}\right) \leftarrow \\ & \left(\mathrm{PC}_{0-10}\right)+1 \\ & \hline \end{aligned}$ |  |

## 8-bit microcontrollers

## Notes to Table 7

1. PSW CY, AC affected.
2. PSW CY affected.
3. PSW PS affected.
4. Execution of a JTF or JNTF instruction resets the Timer Flag (TF).
5. PSW RBS affected.
6. PSW $S P_{0}, S P_{1}$ and $S P_{2}$, affected.
7. $(A)=0000$, P2.3, P2.2, P2.1 and P2.0.
8. For more information on the derivative $\mathrm{I} / \mathrm{O}$ instructions of a particular microcontroller, consult the specific microcontroller data sheet.
9. (S1) has a different meaning for read and write operations. See Section 6.9.4.
10. SEL MB instructions may not be used within interrupt routines.

Table 8 Definitions of symbols used in Table 7

| SYMBOL | DESCRIPTION |
| :---: | :---: |
| A | Accumulator |
| AC | auxiliary (half) carry |
| addr | program memory address |
| Bb | bit designation ( $\mathrm{b}=0$ to 7) |
| CE/T0 | CE/T0 input |
| CY | carry bit |
| Dx | mnemonic derivative register |
| data | 8-bit number or expression |
| MB0 | program memory bank 0 |
| MB1 | program memory bank 1 |
| MB2 | program memory bank 2 |
| MB3 | program memory bank 3 |
| MBFF0 | memory bank flip-flop 0 |
| MBFF1 | memory bank flip-flop 1 |
| PC | Program Counter |
| PS | timer prescaler select |
| PSW | Program Status Word |
| RB0 | register bank 0 |
| RB1 | register bank 1 |
| RBS | register bank select |
| Rr | register designation ( $\mathrm{r}=0$ to 7) |
| SPn | Stack Pointer ( $\mathrm{n}=0,1$ or 2) |
| T | Timer 1 |
| T1 | T1 input |
| TF | Timer Flag |
| x | derivative register address ( $\mathrm{x}=0$ to 255) |
| (X) | contents of X |
| ((X)) | contents of location addressed by X |
| $\leftarrow$ | is replaced by |
| $\leftrightarrow$ | is exchanged with |
| \# | immediate data prefix |
| @ | indirect address prefix |
| * | hexadecimal; 8...F selects R0...R7 |
| \& | hexadecimal; 0, 2, 4, 6, 8, A, C, E selects page $0 . . .7$ in JMP, $\text { i.e. }\left(\mathrm{PC}_{8-10}\right) \leftarrow \&_{1-3}$ |
| \% | hexadecimal; 1, 3, 5, 7, 9, B, D, F selects page $0 . . .7$ in CALL, i.e. $\left(\mathrm{PC}_{8-10}\right) \leftarrow \&_{1-3}$ selects bit $\mathrm{b}=0 . . .7$ in JBb, i.e. $b=\&_{1-3}$ |

### 7.1 Instruction map



MBA281

## 8 DEFINITIONS

| Data sheet status |  |
| :--- | :--- |
| Objective specification | This data sheet contains target or goal specifications for product development. |
| Preliminary specification | This data sheet contains preliminary data; supplementary data may be published later. |
| Product specification | This data sheet contains final product specifications. |
| Limiting values | Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or <br> more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation <br> of the device at these or at any other conditions above those given in the Characteristics sections of the specification <br> is not implied. Exposure to limiting values for extended periods may affect device reliability. |

## Application information

Where application information is given, it is advisory and does not form part of the specification.

## 9 LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

## 10 PURCHASE OF PHILIPS ${ }^{2}{ }^{2} \mathrm{C}$ COMPONENTS



Purchase of Philips $I^{2} \mathrm{C}$ components conveys a license under the Philips' $\mathrm{I}^{2} \mathrm{C}$ patent to use the components in the $\mathrm{I}^{2} \mathrm{C}$ system provided the system conforms to the $\mathrm{I}^{2} \mathrm{C}$ specification defined by Philips. This specification can be ordered using the code 939839340011.

