

## PCF2100 LCD Duplex Driver

### Product Specification

#### Linear Products

#### DESCRIPTION

The PCF2100 is a single-chip, silicon-gate CMOS circuit designed to drive an LCD (Liquid Crystal Display) with up to 40 segments in a duplex manner, especially for low-voltage applications. A three-line bus structure enables serial data transfer with microcontrollers. All inputs are CMOS/NMOS compatible.

#### FEATURES

- 40 LCD segment drive capability
- Supply voltage 2.25 to 6.5V
- Low current consumption
- Serial data input
- CBUS control
- One-point built-in oscillator
- Expansion possibility

#### APPLICATIONS

- LCD displays
- Gauges
- Level/volume indicators
- Thermometers


#### ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE
28-Pin Plastic DIP (SOT-117D)	-40°C to +85°C	PCF2100PN
28-Pin Plastic SO package (SO-28; SOT-136A)	-40°C to +85°C	PCF2100TD

#### ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
$V_{DD}$	Supply voltage with respect to $V_{SS}$	-0.3 to 8	V
$V_N$	Voltage on any pin	$V_{SS} - 0.3$ to $V_{DD} + 0.3$	V
$T_A$	Operating ambient temperature range	-40 to +85	°C
$T_{STG}$	Storage temperature range	-65 to +150	°C


#### PIN CONFIGURATION



## LCD Duplex Driver

PCF2100

## BLOCK DIAGRAM



## HANDLING

Inputs and outputs are protected against electrostatic charge in normal handling. How-

ever, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices.

## LCD Duplex Driver

## PCF2100

**DC AND AC ELECTRICAL CHARACTERISTICS**  $V_{DD} = 2.25$  to  $6.5$  V;  $V_{SS} = 0$  V;  $T_A = -40$  to  $+85^\circ\text{C}$ ;  $R_O = 1\text{M}\Omega$ ;  $C_O = 680\text{pF}$ , unless otherwise specified.



SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			Min	Typ	Max	
$I_{DD}$	Supply current	No external load		10	50	$\mu\text{A}$
$I_{DD}$	Supply current	No external load; $T_A = -25$ to $+85^\circ\text{C}$			30	$\mu\text{A}$
$f_{LCD}$	Display frequency	See Figure 7; $T = 680\mu\text{s}$	60	80	100	Hz
$V_{BP}$	DC component of LCD drive	With respect to $V_{SX}$		$\pm 10$		mV
	Load on each segment driver				10 500	$\text{M}\Omega$ pF
	Load on each backplane driver				1 5	$\text{M}\Omega$ nF
$V_{IH}$	Input voltage HIGH	See Figure 8	2			V
$V_{IL}$	Input voltage LOW	See Figure 8			0.6	V
$t_R$	Rise time $V_{BP}$ to $V_{SX}$	Maximum load		20		$\mu\text{s}$
<b>Inputs CLB, DATA, DLEN<sup>1</sup></b>						
$t_R, t_F$	Rise and fall times	See Figure 1			10	$\mu\text{s}$
$t_{WH}$	CLB pulse width HIGH	See Figure 1	1			$\mu\text{s}$
$t_{WL}$	CLB pulse width LOW	See Figure 1	9			$\mu\text{s}$
$t_{SUDA}$	Data setup time DATA $\rightarrow$ CLB	See Figure 1	8			$\mu\text{s}$
$t_{HDDA}$	Data hold time DATA $\rightarrow$ CLB	See Figure 1	8			$\mu\text{s}$
$t_{SUEN}$	Enable setup time DLEN $\rightarrow$ CLB	See Figure 1	1			$\mu\text{s}$
$t_{SUDI}$	Disable setup time CLB $\rightarrow$ DLEN	See Figure 1	8			$\mu\text{s}$
$t_{SULD}$	Setup time (load pulse) DLEN $\rightarrow$ CLB	See Figure 1	8			$\mu\text{s}$
$t_{BUSY}$	Busy-time from load pulse to next start of transmission	See Figure 1	8			$\mu\text{s}$
$t_{SULZ}$	Setup time (leading zero) DATA $\rightarrow$ CLB	See Figure 1	8			$\mu\text{s}$

**NOTE:**

1. All timing values are referred to  $V_{IHmin}$  and  $V_{ILmax}$  (see Figure 1). If external resistors are used in the bus lines (see Figure 8), the extra time constant has to be added.





## LCD Duplex Driver

PCF2100




LCD Duplex Driver

PCF2100




## LCD Duplex Driver

## PCF2100



WF188505

Figure 7. Timing Diagram



LD075405


**NOTES:**

$V_{SS}$  line is common. In systems where it is expected that  $V_{DD2} > V_{DD1} + 0.5V$ , a resistor should be inserted to reduce the current flowing through the input protection. Maximum input current  $\leq 40 \mu A$ .

Figure 8. Input Circuitry

## LCD Duplex Driver

## PCF2100



LD075505

**NOTES:**

1. In the slave mode, the serial resistors between BP1 and BP2 of the PCF2100 and the backplane of the LCD must be  $> 2.7k\Omega$ . In most applications the resistance of the interconnection to the LCD already has a higher value.  
By connecting the OSC to  $V_{SS}$ , the BP pins become inputs and generate signals synchronized to the single oscillator frequency, thus allowing expansion of several PCF2111, and PCF2100 ICs up to the BP drive capability of the master.

PCF2111 is a 64 LCD-segment driver.

**Figure 9. Diagram Showing Expansion Possibility**