

# NM27P210 1,048,576-Bit (64K x 16) Processor Oriented CMOS EPROM

### **General Description**

The NM27P210 is a 1024K Processor Oriented EPROM configured as 64K x 16. It's designed to simplify microprocessor interfacing while remaining compatible with standard EPROMs. It can reduce both wait states and glue logic when the specification improvements are taken advantage of in the system design. The NM27P210 is implemented in National's advanced CMOS EPROM process to provide a reliable solution and access times as fast as 120 ns.


The interface improvements address two areas to eliminate the need for additional devices to adapt the EPROM to the microprocessor and to eliminate wait states at the termination of the access cycle. Even with these improvements, the NM27P210 remains compatible with industry standard JEDEC pinout EPROMs. The time from CE or OE being negated until the outputs are guaranteed to be in the high impedance state has been reduced to eliminate the need for wait states at the termination of the memory cycle and the

data-out hold time has been extended to eliminate the need to provide data hold time for the microprocessor by delaying control signals or latching and holding the data in external latches.

### **Features**

- Fast output turn-off to eliminate wait states
- Extended data hold time for microprocessor compatibility
- High performance CMOS
- 120 ns access time
- High reliability with EPI processing
  - Latch-up immunity to 200 mA
- ESD protection exceeds 2000V
- JEDEC standard pin configuration
- Manufacturer's identification code

### **Block Diagram**




# **Connection Diagrams**

**DIP PIN CONFIGURATIONS** 

27C280	27C240	27C220
A <sub>18</sub> CE/PGM	XX/V <sub>PP</sub> CE/PGM	XX/V <sub>PP</sub>
O <sub>15</sub>		O <sub>15</sub>
015	O <sub>15</sub>	015
014	014	014
O <sub>13</sub>	O <sub>13</sub>	O <sub>13</sub>
012	O <sub>12</sub>	O <sub>12</sub>
011	011	011
010	O <sub>10</sub>	O <sub>10</sub>
09	O <sub>9</sub>	09
O <sub>8</sub> GND	O <sub>8</sub> GND	08
		GND
07	07	07
O <sub>6</sub> O <sub>5</sub>	O <sub>6</sub> O <sub>5</sub>	06
O <sub>5</sub> O₄	0₅	O <sub>5</sub> O <sub>4</sub>
04	04	04
O <sub>3</sub> O <sub>2</sub>	03	03
O <sub>2</sub>	O <sub>2</sub> O <sub>1</sub>	O <sub>2</sub> O <sub>1</sub>
00	01	0.
OE/V <sub>PP</sub>	O <sub>0</sub> OE	O <sub>0</sub>
OC, VPP	J.	J

DIP NM27P210



TL/D/11366-2

Note: Compatible EPROM pin configurations are shown in the blocks adjacent to the NM27P210 pins.

### Commercial Temperature Range (0°C to $\pm$ 70°C) $V_{CC} = 5V \pm 10\%$

Parameter/Order Number	Access Time (ns)
NM27P210 Q, V 120	120
NM27P210 Q, V 150	150

# Military Temperature Range ( $-55^{\circ}$ C to $+125^{\circ}$ C) $V_{CC} = 5V \pm 10\%$

Parameter/Order Number	Access Time (ns)
NM27P210 QM 200	150

### Pin Names

A0-A15	Addresses
CE	Chip Enable
ŌĒ	Output Enable
O0-O15	Outputs
PGM	Program
XX	Don't Care (During Read)
NC	No Connect

# Extended Temperature Range ( $-40^{\circ}$ C to $+85^{\circ}$ C) $V_{CC} = 5V \pm 10\%$

27C240

 $v_{cc}$ 

A17

A<sub>16</sub>

A<sub>15</sub>

A<sub>14</sub>

A<sub>13</sub>

A<sub>12</sub>

A<sub>11</sub>

A<sub>10</sub>

Ag GND

A۹

A<sub>7</sub>

A<sub>6</sub>

A<sub>5</sub> A<sub>4</sub>

A<sub>3</sub>

A<sub>2</sub>

27C280

Vcc

A<sub>17</sub>

A<sub>16</sub>

A<sub>15</sub>

A<sub>14</sub>

A<sub>13</sub>

A<sub>12</sub>

A11

A<sub>10</sub>

Ag GND

A<sub>8</sub>

A<sub>7</sub>

A<sub>6</sub>

Α5

 $A_4$ 

A<sub>3</sub>

A<sub>2</sub>

A<sub>1</sub>

A<sub>0</sub>

Parameter/Order Number	Access Time (ns)
NM27P210 QE, VE 120	120
NM27P210 QE, VE 150	150

Note: Surface mount PLCC package available for commercial and extended temperature ranges only.


Package Types: NM27P210 Q, V XXX

Q = Quartz-Windowed Ceramic DIP package

V = PLCC package

- · All packages conform to JEDEC standard.
- All versions are guaranteed to function in slower applications.

### **PLCC Pin Configuration**



**Top View** 

TL/D/11366-3

### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature

-65°C to +150°C

All Input Voltages except A9 with Respect to Ground (Note 10)

V<sub>PP</sub> and A9 with Respect to Ground

-0.6V to +7V-0.6V to +14V

V<sub>CC</sub> Supply Voltage with Respect to Ground

**ESD Protection** 

-0.6V to +7V

All Output Voltages with

>2000V

Respect to Ground (Note 10)

 $V_{CC}\,+\,$  1.0V to GND  $-\,$  0.6V

## **Operating Range**

Range	Temperature	Vcc	Tolerance
Commercial	0°C to +70°C	+5V	±10%
Industrial	-40°C to +85°C	+5٧	±10%
Military	-55°C to +125°C	+5V	±10%

### DC Read Characteristics Over Operating Range with VPP = VCC

Symbol	Parameter	Test Conditio	ns	Min	Max	Units
V <sub>IL</sub>	Input Low Level	_		-0.5	0.8	٧
VIH	Input High Level			2.0	V <sub>CC</sub> + 1	٧
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA			0.4	V
VoH	Output High Voltage	$I_{OH} = -400 \mu A$		3.5		٧
I <sub>SB1</sub> (Note 11)	V <sub>CC</sub> Standby Current (CMOS)	$\overline{CE} = V_{CC} \pm 0.3V$			100	μΑ
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current	CE = VIH			1	mA
Icc	V <sub>CC</sub> Active Current	$\overline{CE} = \overline{OE} = V_{IL}$	f = 5 MHz		50	mA
Ірр	V <sub>PP</sub> Supply Current	$V_{PP} = V_{CC}$			10	μА
ILI	Input Load Current	$V_{1N} = 5.5 \text{ or GND}$		-1_	1	μА
ILO	Output Leakage Current	V <sub>OUT</sub> = 5.5V or GND		-10	10	μА

# AC Read Characteristics Over Operating Range with VPP = VCC

Symbol	Parameter	_1	20	15	Units	
	Farametei	Min	Max	Min	Max	
tACC	Address to Output Delay		120		150	
t <sub>CE</sub>	CE to Output Delay		120		150	
toE	OE to Output Delay		50		50	
t <sub>DF</sub> /t <sub>CF</sub> (Note 2)	Output Disable to Output Float		25		25	ns
t <sub>OH</sub> (Note 2)	Output Hold from Addresses, CE or OE, Whichever Occurred First	7		7	-	

# Capacitance $T_A = +25^{\circ}C$ , f = 1 MHz (Note 2)

Symbol	Parameter	Conditions	Тур	Max	Units
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	12	20	pF
COUT	Output Capacitance	V <sub>OUT</sub> = 0V	13	20	pF

### **AC Test Conditions**

**Output Load** 

1 TTL Gate and C<sub>I</sub> = 100 pF (Note 8)

Timing Measurement Reference Level


Inputs Outputs 0.8V and 2V 0.8V and 2V

Input Rise and Fall Times
Input Pulse Levels

≤5 ns

0.45V to 2.4V

### AC Waveforms (Notes 6, 7, & 9)



TL/D/11366-4

Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: This parameter is only sampled and is not 100% tested.

Note 3:  $\overline{OE}$  may be delayed up to  $t_{ACC} - t_{OE}$  after the falling edge of  $\overline{CE}$  without impacting  $t_{ACC}$ .

Note 4: The  $t_{\text{DF}}$  and  $t_{\text{CF}}$  compare level is determined as follows:

High to TRI-STATE®, the measured  $V_{OH1}$  (DC)  $\sim 0.10V$ ;

Low to TRI-STATE, the measured  $V_{OL1}$  (DC)  $\pm$  0.10V.

Note 5: TRI-STATE may be attained using  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$ .

Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a 0.1 μF ceramic capacitor be used on every device between V<sub>CC</sub> and GND.

Note 7: The outputs must be restricted to  $V_{CC} + 1.0V$  to avoid latch-up and device damage.

Note 8: 1 TTL Gate:  $I_{OL} = 1.6$  mA,  $I_{OH} = -400$   $\mu A$ .

CL: 100 pF includes fixture capacitance.

Note 9:  $V_{PP}$  may be connected to  $V_{CC}$  except during programming.


Note 10: Inputs and outputs can undershoot to -2.0V for 20 ns Max.

Note 11: CMOS inputs;  $V_{IL} = GND \pm 0.3V$ ,  $V_{IH} = V_{CC} \pm 0.3V$ .

## Programming Characteristics (Notes 1, 2, 3, 4 & 5)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
1 <sub>AS</sub>	Address Setup Time		1			μs
toes	OE Setup Time		1			μs
tCES	CE Setup Time	OE = VIH	1			μs
t <sub>DS</sub>	Data Setup Time		1			μs
tvps	V <sub>PP</sub> Setup Time		1			μs
t <sub>vcs</sub>	V <sub>CC</sub> Setup Time		1			μς
t <sub>AH</sub>	Address Hold Time		0			μs
tрн	Data Hold Time		1			μs
t <sub>DF</sub>	Output Enable to Output Float Delay	CE = VIL	0		60	ns
tpw	Program Pulse Width		95	100	105	μs
toE	Data Valid from OE	CE = VIL			100	ns
Ірр	V <sub>PP</sub> Supply Current during Programming Pulse	CE = V <sub>IL</sub> PGM = V <sub>IL</sub>			40	mA
lcc	V <sub>CC</sub> Supply Current				50	mA
T <sub>A</sub>	Temperature Ambient		20	25	30	ç
Vcc	Power Supply Voltage		6.0	6.25	6.5	V
V <sub>PP</sub>	Programming Supply Voltage		12.5	12.75	13.0	٧
t <sub>FR</sub>	Input Rise, Fall Time		5			ns
V <sub>IL</sub>	Input Low Voltage			0.0	0.45	٧
V <sub>IH</sub>	Input High Voltage		2.4	4.0		V
tiN	Input Timing Reference Voltage		0.8		2.0	V
tout	Output Timing Reference Voltage		0.8		2.0	V

# **Programming Waveforms** (Note 3)



Note 1: National's standard product warranty applies only to devices programmed to specifications described herein.


Note 2: V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>. The EPROM must not be inserted into or removed from a board with voltage applied to V<sub>PP</sub> or V<sub>CC</sub>.

TL/D/11366-5

Note 3: The maximum absolute allowable voltage which may be applied to the V<sub>PP</sub> pin during programming is 14V. Care must be taken when switching the V<sub>PP</sub> supply to prevent any overshoot from exceeding this 14V maximum specification. At least a 0.1 µF capacitor is required across V<sub>PP</sub>, V<sub>CC</sub> to GND to suppress spurious voltage transients which may damage the device.

Note 4: Programming and program verify are tested with the fast Program Algorithm, at typical power supply voltages and timings.

Note 5: During power up the PGM pin must be brought high (≥V<sub>IH</sub>) either coincident with or before power is applied to V<sub>PP</sub>.



### **Functional Description**

#### **DEVICE OPERATION**

The six modes of operation of the EPROM are listed in Table I. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are  $V_{CC}$  and  $V_{PP}$ . The  $V_{PP}$  power supply must be at 12.75V during the three programming modes, and must be at 5V in the other three modes. The  $V_{CC}$  power supply must be at 6.25V during the three programming modes, and at 5V in the other three modes.

### Read Mode

The EPROM has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{\text{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\text{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that the addresses are stable, address access time ( $t_{ACC}$ ) is equal to the delay from  $\overline{\text{CE}}$  to output ( $t_{CE}$ ). Data is available at the outputs  $t_{OE}$  after the falling edge of  $\overline{\text{OE}}$ , assuming that  $\overline{\text{CE}}$  has been low and addresses have been stable for at least  $t_{ACC}$ - $t_{CE}$ .

### Standby Mode

The EPROM has a standby mode which reduces the active power dissipation by over 99%, from 275 mW to 0.55 mW. The EPROM is placed in the standby mode by applying a CMOS high signal to the CE input. When in standby mode, the outputs are in a high impedance state, independent of the OE input.

#### **Output Disable**

The EPROM is placed in output disable by applying a TTL high signal to the  $\overline{OE}$  input. When in output disable all circuitry is enabled, except the outputs are in a high impedance state (TRI-STATE).

#### **Output OR-Tying**

Because the EPROM is usually used in larger memory arrays, National has provided a 2-line control function that accommodates this use of multiple memory connections. The 2-line control function allows for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that CE be decoded and used as the primary device selecting function, while OE be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

#### Programming

CAUTION: Exceeding 14V on the  $\ensuremath{V_{PP}}$  or A9 pin will damage the EPROM.

Initially, and after each erasure, all bits of the EPROM are in the "1's" state. Data is introduced by selectively programming "0's" into the desired bit locations. Although only "0's" will be programmed, both "1's" and "0's" can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The EPROM is in the programming mode when the Vpp power supply is at 12.75V and  $\overline{OE}$  is at V<sub>IH</sub>. It is required that at least a 0.1  $\mu$ F capacitor be placed across Vpp, V<sub>CC</sub> to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 16 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the address and data are stable, an active low, TTL program pulse is applied to the PGM input. A program pulse must be applied at each address location to be programmed. The EPROM is programmed with the Fast Programming Algorithm shown in Figure 1. Each Address is programmed with a series of 100  $\mu$ s pulses until it verifies good, up to a maximum of 25 pulses. Most memory cells will program with a single 100  $\mu$ s pulse.

The EPROM must not be programmed with a DC signal applied to the PGM input.

Programming multiple EPROM in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the parallel EPROM may be connected together when they are programmed with the same data. A low level TTL pulse applied to the PGM input programs the paralleled EPROM.

### Functional Description (Continued)

### Program Inhibit

Programming multiple EPROM's in parallel with different data is also easily accomplished. Except for  $\overline{CE}$  all like inputs (including  $\overline{OE}$  and  $\overline{PGM}$ ) of the parallel EPROM may be common. A TTL low level program pulse applied to an EPROM's  $\overline{PGM}$  input with  $\overline{CE}$  at  $V_{IL}$  and  $V_{PP}$  at 12.75V will program that EPROM. A TTL high level  $\overline{CE}$  input inhibits the other EPROM's from being programmed.

#### **Program Verify**

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with  $V_{PP}$  at 12.75V.  $V_{PP}$  must be at  $V_{CC}$ , except during programming and program verify.

#### **AFTER PROGRAMMING**

Opaque labels should be placed over the EPROM window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.

#### MANUFACTURER'S IDENTIFICATION CODE

The EPROM has a manufacturer's identification code to aid in programming. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

The Manufacturer's Identification code, shown in Table II, specifically identifies the manufacturer and device type. The code for the NM27P210 is "8FD6", where "8F" designates that it is made by National Semiconductor, and "D6" designates a 1 Megabit (64K x 16) part.

The code is accessed by applying 12V  $\pm 0.5$ V to address pin A<sub>9</sub>. Addresses A<sub>1</sub>-A<sub>8</sub>, A<sub>10</sub>-A<sub>15</sub>, and all control pins are held at V<sub>IL</sub>. Address pin A<sub>0</sub> is held at V<sub>IL</sub> for the manufacturer's code, and held at V<sub>IH</sub> for the device code. The code is read on the lower eight data pins, O<sub>0</sub>-O<sub>7</sub>. Proper code access is only guaranteed at 25°C  $\pm$  5°C.

#### **ERASURE CHARACTERISTICS**

The erasure characteristics of the device are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000Å-4000Å range.

The recommended erasure procedure for the EPROM is exposure to short wave ultraviolet light which has a wavelength of 2537Å. The integrated dose (i.e., UV intensity  $\times$  exposure time) for erasure should be a minimum of 15W-sec/cm².

The EPROM should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

An erasure system should be calibrated periodically. The distance from lamp to device should be maintained at one inch. The erasure time increases as the square of the distance from the lamp (if distance is doubled the erasure time increases by factor of 4). Lamps lose intensity as they age. When a lamp is changed, the distance has changed, or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

#### SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, Icc. has three segments that are of interest to the system designer: the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated V<sub>CC</sub> transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a 0.1 µF ceramic capacitor be used on every device between V<sub>CC</sub> and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a 4.7 µF bulk electrolytic capacitor should be used between V<sub>CC</sub> and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

### **MODE SELECTION**

The modes of operation of the NM27P210 are listed in Table I. A single 5V power supply is required in the read mode. All inputs are TTL levels except for  $V_{PP}$  and A9 for device signature.

### **TABLE I. Modes Selection**

Pins	CE	ŌE	PGM	V <sub>PP</sub>	Vcc	Outputs	
Mode	0.2			• • • • • • • • • • • • • • • • • • • •	••••	Cutputs	
Read	V <sub>IL</sub>	V <sub>IL</sub>	X (Note 1)	×	5.0V	D <sub>OUT</sub>	
Output Disable	Х	V <sub>IH</sub>	×	×	5.0V	High Z	
Standby	V <sub>IH</sub>	x	×	×	5.0V	High Z	
Programming	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	12.75V	6.25V	D <sub>IN</sub>	
Program Verify	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	12.75V	6.25V	D <sub>OUT</sub>	
Program Inhibit	V <sub>IH</sub>	x	×	12.75V	6.25V	High Z	

Note 1; X can be VIL or VIH.

#### TABLE II. Manufacturer's Identification Code

Pins	A0 (21)	A9 (31)	O <sub>7</sub> (12)	O <sub>6</sub> (13)			•	O <sub>2</sub> (17)	O <sub>1</sub> (18)	O <sub>0</sub> (19)	Hex Data
Manufacturer Code	VIL	12V	1	0	0	0	1	1	1	1	8F
Device Code	VIH	12V	1	1	0	1	0	1	1	0	D6